Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SIR404DP-VB

VBsemi Elec · MOSFETs · DFN-8(5x6)

SIR404DP-VB from VBsemi Elec, in a DFN-8(5x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source terminal of the N-channel MOSFET, tied internally with pins 2 and 3.
2 S passive Source terminal of the N-channel MOSFET, tied internally with pins 1 and 3.
3 S passive Source terminal of the N-channel MOSFET, tied internally with pins 1 and 2.
4 G input Gate terminal of the N-channel MOSFET with a gate-source voltage limit of ±20 V.
5 D passive Drain terminal of the N-channel MOSFET rated for 30 V drain-source voltage, tied internally with pins 6 to 8.
6 D passive Drain terminal of the N-channel MOSFET rated for 30 V drain-source voltage, tied internally with pins 5, 7 and 8.
7 D passive Drain terminal of the N-channel MOSFET rated for 30 V drain-source voltage, tied internally with pins 5, 6 and 8.
8 D passive Drain terminal of the N-channel MOSFET rated for 30 V drain-source voltage, tied internally with pins 5 to 7.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer VBsemi Elec
Package DFN-8(5x6)
Category Triode/MOS Tube/Transistor
Pins 9

CAD (KiCad official)

  • Symbol: SIR404DP-VB
  • Footprint: Package_DFN_QFN:DFN-S-8-1EP_6x5mm_P1.27mm
  • 3D model: DFN-8(5x6) (KiCad packages3D, STEP)
  • 3D model files: sir404dp-vb-etched.step / sir404dp-vb-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sir404dp-vb.step / sir404dp-vb.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: VBsemi Elec datasheet (7 pp, sha256 c4407db2b0f846bc, retrieved 2026-10-29, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF