Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74ACT00DBR

Texas Instruments · Logic Gates · SSOP-14-208mil

SN74ACT00DBR from Texas Instruments, in a SSOP-14-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input A of NAND gate 1; accepts TTL-compatible input voltage with VIH ≥ 2V and VIL ≤ 0.8V.
2 1B input Input B of NAND gate 1; accepts TTL-compatible input voltage with VIH ≥ 2V and VIL ≤ 0.8V.
3 1Y output Output of NAND gate 1; delivers ±24 mA at VOH ≥ 4.4V (@ IOH = -24mA) and VOL ≤ 0.4V (@ IOL = 24mA).
4 2A input Input A of NAND gate 2; accepts TTL-compatible input voltage with VIH ≥ 2V and VIL ≤ 0.8V.
5 2B input Input B of NAND gate 2; accepts TTL-compatible input voltage with VIH ≥ 2V and VIL ≤ 0.8V.
6 2Y output Output of NAND gate 2; delivers ±24 mA at VOH ≥ 4.4V (@ IOH = -24mA) and VOL ≤ 0.4V (@ IOL = 24mA).
7 GND power_in Ground reference; must be connected to system ground.
8 3Y input Per Table 3-1: listed as type I with description 'Channel 3, Input B'; however pin name indicates output function.
9 3A output Per Table 3-1: listed as type O with description 'Channel 3, Output Y'; however pin name indicates input function.
10 3B input Input for NAND gate 3 per Table 3-1 description 'Channel 3, Input A'; accepts TTL-compatible input voltage with VIH ≥ 2V and VIL ≤ 0.8V.
11 4Y input Per Table 3-1: listed as type I with description 'Channel 4, Input B'; however pin name indicates output function.
12 4A output Per Table 3-1: listed as type O with description 'Channel 4, Output Y'; however pin name indicates input function.
13 4B input Input for NAND gate 4 per Table 3-1 description 'Channel 4, Input A'; accepts TTL-compatible input voltage with VIH ≥ 2V and VIL ≤ 0.8V.
14 VCC power_in Positive supply voltage; 4.5V to 5.5V recommended operating range per section 4.2.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-14-208mil
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74ACT00DBR
  • Footprint: Package_SO:SSOP-14_5.3x6.2mm_P0.65mm
  • 3D model: SSOP-14-208mil (KiCad packages3D, STEP)
  • 3D model files: sn74act00dbr-etched.step / sn74act00dbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74act00dbr.step / sn74act00dbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (37 pp, sha256 667a256539439088, retrieved 2026-09-24, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF