Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

EG3012S

EG Micro · Isolators - Gate Drivers · SOP-8

EG3012S from EG Micro, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Low-side supply input. Recommended operating voltage 12V-15V (range 11V-30V). Bypass with a 0.1µF ceramic capacitor to GND close to the pin. UVLO turn-on ~10V, turn-off ~9.5V.
2 HIN input High-side logic input, active high. '1' turns the high-side MOSFET on (HO high), '0' turns it off. Has an internal 15kΩ (10kΩ per description) pull-down so an open input defaults the high-side off. VIH ≥ 2.5V, VIL ≤ 1.0V.
3 LIN input Low-side logic input, active high. '1' turns the low-side MOSFET on (LO high), '0' turns it off. Internal ~15kΩ pull-down defaults the low-side off when input is floating. VIH ≥ 2.5V, VIL ≤ 1.0V.
4 GND power_in Device ground reference. Logic ground and analog ground are internally tied together and return here.
5 LO output Low-side gate drive output. Totem-pole push-pull, referenced to GND. Drives the gate of the low-side N-channel MOSFET/IGBT. Peak source ~0.8A / sink ~1A (PW ≤ 10µs).
6 VS power_in High-side floating return / switch node. Connects to the source of the high-side MOSFET; forms the negative terminal of the bootstrap capacitor between VB and VS. Absolute range −0.7V to +80V.
7 HO output High-side gate drive output. Totem-pole push-pull referenced to VS, swinging between VS and VB. Drives the gate of the high-side N-channel MOSFET/IGBT. Peak source ~0.8A / sink ~1A.
8 VB power_in High-side floating bootstrap supply. Connect the bootstrap capacitor between VB and VS; charged from VCC through an external (or internal) diode when the low-side is on. Absolute max 90V referenced to GND.

Key specifications

Parameter Value
Manufacturer EG Micro
Package SOP-8
Category PMIC
Pins 8

CAD (KiCad official)

  • Symbol: EG3012S
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
eg3012s.step 122 KB You want the bare part, or you mark your own boards.
eg3012s-etched.step 1.9 MB You want the part with EG3012S already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 450 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: EG Micro datasheet (13 pp, sha256 50b05dbc8acf897a, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF