Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MCP41100-I

Microchip Tech · Digital Potentiometers · SOIC-8

MCP41100-I from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CS input Chip Select; SPI port chip select pin used to execute a new command after it has been loaded into the shift register, with Schmitt Trigger input.
2 SCK input Serial Clock; SPI port clock pin used to clock-in new register data on rising edge and clock out on falling edge, gated to CS pin, with Schmitt Trigger input.
3 SI input Serial Data Input; SPI port serial data input pin for clocking command and data bytes into the shift register, gated to CS pin, with Schmitt Trigger input.
4 VSS power_in Ground; 0V reference for device and potentiometer circuit.
5 PA0 passive Potentiometer Terminal A Connection; resistor terminal A of potentiometer 0, voltage range 0V to VDD.
6 PW0 passive Wiper Connection For Potentiometer 0; wiper terminal whose voltage varies linearly with 8-bit data register code (00h to FFh).
7 PB0 passive Potentiometer Terminal B Connection; resistor terminal B of potentiometer 0, voltage range 0V to VDD.
8 VDD power_in Power supply; single supply operation 2.7V to 5.5V.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Data Acquisition
Pins 8

CAD (KiCad official)

  • Symbol: MCP41100-I
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: mcp41100-i-etched.step / mcp41100-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp41100-i.step / mcp41100-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (32 pp, sha256 6bee8156c8b9f1f6, retrieved 2026-09-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF