Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

TL062CDT

STMicroelectronics · FET InputAmplifiers · SO-8

TL062CDT from STMicroelectronics, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT1 output Output of op-amp channel 1. Push-pull output with short-circuit protection to ground or either supply; typical output swing 27 V p-p into 10 kΩ at VCC = ±15 V.
2 IN1- input Inverting input of op-amp channel 1. High-impedance JFET gate input (typ. 10^12 Ω); input bias current 30 pA typ. Differential input voltage rating ±30 V.
3 IN1+ input Non-inverting input of op-amp channel 1. High-impedance JFET gate input; common-mode range typ. +15/-12 V at VCC = ±15 V. Input voltage must not exceed the magnitude of the supply or 15 V.
4 VCC- power_in Negative supply rail (or GND in single-supply operation). Operating range gives a total VCC of 6 V to 36 V (i.e. down to -18 V with respect to the mid-supply reference).
5 IN2+ input Non-inverting input of op-amp channel 2. High-impedance JFET gate input; common-mode range typ. +15/-12 V at VCC = ±15 V.
6 IN2- input Inverting input of op-amp channel 2. High-impedance JFET gate input (typ. 10^12 Ω); input bias current 30 pA typ.
7 OUT2 output Output of op-amp channel 2. Push-pull output with short-circuit protection; typical output swing 27 V p-p into 10 kΩ at VCC = ±15 V. Slew rate 3.5 V/µs typ.
8 VCC+ power_in Positive supply rail. Absolute maximum ±18 V; total supply 6 V to 36 V. Supply current only 200 µA typ. (250 µA max) for both channels with no load.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SO-8
Category Op-amp/Cmp
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • TL062CDTD
  • TL062CDT
  • TL062CDTN

CAD (KiCad official)

  • Symbol: TL062CDT
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
tl062cdt.step 122 KB You want the bare part, or you mark your own boards.
tl062cdt-etched.step 1.6 MB You want the part with TL062CDT already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 409 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (15 pp, sha256 afda5dad3d7fab18, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF