component
SN74HC20N
Public Unreviewedby Ray
XBLW Gates, DIP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗README
markdownSN74HC20N
XBLW · Gates · DIP-14
SN74HC20N from XBLW, in a DIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Gate 1 data input A. CMOS logic input; VIH ≥ 1.5/3.15/4.2 V at VCC = 2.0/4.5/6.0 V. Input clamp diodes allow interfacing above VCC via current-limiting resistors (IIK ≤ ±20 mA). |
| 2 | 1B | input | Gate 1 data input B. CMOS logic input feeding the first 4-input NAND gate. |
| 3 | NC | unconnected | Not connected. Leave floating or tie to any convenient net; no internal bond. |
| 4 | 1C | input | Gate 1 data input C. CMOS logic input feeding the first 4-input NAND gate. |
| 5 | 1D | input | Gate 1 data input D. CMOS logic input feeding the first 4-input NAND gate. |
| 6 | 1Y | output | Gate 1 data output. Push-pull CMOS output; 1Y = NAND(1A,1B,1C,1D). VOH ≥ VCC-0.1 V at IO = -20 µA and ≥ 3.98 V at IO = -4.0 mA / VCC = 4.5 V. |
| 7 | GND | power_in | Ground reference (0 V). Maximum ground current IGND = 50 mA. |
| 8 | 2Y | output | Gate 2 data output. Push-pull CMOS output; 2Y = NAND(2A,2B,2C,2D). |
| 9 | 2A | input | Gate 2 data input A. CMOS logic input feeding the second 4-input NAND gate. |
| 10 | 2B | input | Gate 2 data input B. CMOS logic input feeding the second 4-input NAND gate. |
| 11 | NC | unconnected | Not connected. No internal bond; leave floating or tie to any convenient net. |
| 12 | 2C | input | Gate 2 data input C. CMOS logic input feeding the second 4-input NAND gate. |
| 13 | 2D | input | Gate 2 data input D. CMOS logic input feeding the second 4-input NAND gate. |
| 14 | VCC | power_in | Positive supply voltage. Operating range 2.0 V to 6.0 V (recommended); absolute maximum +7 V. Bypass with a local 100 nF ceramic to GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | XBLW |
| Package | DIP-14 |
| Category | Logic |
| Pins | 14 |
Ordering variants
Same part, different packaging or reel option.
SN74HC20NNSN74HC20NDTRSN74HC20NTDTR
CAD (KiCad official)
- Symbol:
SN74HC20N - Footprint:
Package_DIP:DIP-14_W7.62mm - 3D model: DIP-14 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: XBLW datasheet (16 pp, sha256
e98044ffc9e7b92c, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).