component
ATMEGA168PV-10AU
Public Made by Adomby adom
Microchip Tech Pre-ordered MCUs, TQFP-32(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownATMEGA168PV-10AU
Microchip Tech · Pre-ordered MCUs · TQFP-32(7x7)
ATMEGA168PV-10AU from Microchip Tech, in a TQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PD3 | bidirectional | Port D bit 3 is a bi-directional I/O pin with internal pull-up; it alternates as INT1 (external interrupt 1), OC2B (Timer/Counter2 compare match B output, which requires DDD3 set to output) and PCINT19. |
| 2 | PD4 | bidirectional | Port D bit 4 is a bi-directional I/O pin with internal pull-up; it alternates as XCK (USART external clock), T0 (Timer/Counter0 external counter input) and PCINT20. |
| 3 | GND | power_in | Ground. |
| 4 | VCC | power_in | Digital supply voltage. |
| 5 | GND | power_in | Ground. |
| 6 | VCC | power_in | Digital supply voltage. |
| 7 | PB6 | bidirectional | Port B bit 6 is used as XTAL1 (chip clock oscillator pin 1 or external clock input), TOSC1 or PCINT6 depending on fuse and ASSR settings; when used as a clock pin it cannot be used as an I/O pin. |
| 8 | PB7 | bidirectional | Port B bit 7 is used as XTAL2 (chip clock oscillator pin 2), TOSC2 or PCINT7 depending on fuse and ASSR settings; when used as a clock pin it cannot be used as an I/O pin. |
| 9 | PD5 | bidirectional | Port D bit 5 is a bi-directional I/O pin with internal pull-up; it alternates as T1 (Timer/Counter1 external counter input), OC0B (Timer/Counter0 compare match B output) and PCINT21. |
| 10 | PD6 | bidirectional | Port D bit 6 is a bi-directional I/O pin; as AIN0 (analog comparator positive input) it should be configured as input with the internal pull-up switched off, and it also alternates as OC0A and PCINT22. |
| 11 | PD7 | bidirectional | Port D bit 7 is a bi-directional I/O pin; as AIN1 (analog comparator negative input) it should be configured as input with the internal pull-up switched off, and it also serves as PCINT23. |
| 12 | PB0 | bidirectional | Port B bit 0 is a bi-directional I/O pin; it alternates as ICP1 (Timer/Counter1 input capture input), CLKO (divided system clock output) and PCINT0. |
| 13 | PB1 | bidirectional | Port B bit 1 is a bi-directional I/O pin; it alternates as OC1A (Timer/Counter1 compare match A output, requires DDB1 set to output) and PCINT1. |
| 14 | PB2 | bidirectional | Port B bit 2 is a bi-directional I/O pin; it alternates as SS (SPI slave select input), OC1B (Timer/Counter1 compare match B output, requires DDB2 set to output) and PCINT2. |
| 15 | PB3 | bidirectional | Port B bit 3 is a bi-directional I/O pin; it alternates as MOSI (SPI master output/slave input), OC2A (Timer/Counter2 compare match A output, requires DDB3 set to output) and PCINT3. |
| 16 | PB4 | bidirectional | Port B bit 4 is a bi-directional I/O pin; it alternates as MISO (SPI master input/slave output) and PCINT4. |
| 17 | PB5 | bidirectional | Port B bit 5 is a bi-directional I/O pin; it alternates as SCK (SPI clock, input when SPI is a slave) and PCINT5. |
| 18 | AVCC | power_in | Supply voltage pin for the A/D converter, PC3:0 and ADC7:6; it should be externally connected to VCC even if the ADC is not used, and through a low-pass filter if the ADC is used. |
| 19 | ADC6 | input | Analog input to the A/D converter (TQFP and QFN/MLF package only), powered from the analog supply and serving as a 10-bit ADC channel. |
| 20 | AREF | input | Analog reference pin for the A/D converter. |
| 21 | GND | power_in | Ground. |
| 22 | ADC7 | input | Analog input to the A/D converter (TQFP and QFN/MLF package only), powered from the analog supply and serving as a 10-bit ADC channel. |
| 23 | PC0 | bidirectional | Port C bit 0 is a bi-directional I/O pin with internal pull-up; it can also be used as ADC input channel 0 (uses analog power) and PCINT8. |
| 24 | PC1 | bidirectional | Port C bit 1 is a bi-directional I/O pin with internal pull-up; it can also be used as ADC input channel 1 (uses analog power) and PCINT9. |
| 25 | PC2 | bidirectional | Port C bit 2 is a bi-directional I/O pin with internal pull-up; it can also be used as ADC input channel 2 (uses analog power) and PCINT10. |
| 26 | PC3 | bidirectional | Port C bit 3 is a bi-directional I/O pin with internal pull-up; it can also be used as ADC input channel 3 (uses analog power) and PCINT11. |
| 27 | PC4 | bidirectional | Port C bit 4 is a bi-directional I/O pin with internal pull-up; it alternates as SDA (2-wire serial data I/O, open-drain with spike filter when TWEN is set), ADC4 (uses digital power) and PCINT12. |
| 28 | PC5 | bidirectional | Port C bit 5 is a bi-directional I/O pin with internal pull-up; it alternates as SCL (2-wire serial clock I/O, open-drain with spike filter when TWEN is set), ADC5 (uses digital power) and PCINT13. |
| 29 | PC6 | input | Reset input when the RSTDISBL fuse is unprogrammed: a low level longer than the minimum pulse length (Table 29-3) generates a reset, and shorter pulses are not ensured to reset; if RSTDISBL is programmed it is an I/O pin with electrical characteristics differing from other Port C pins, and it also serves as PCINT14. |
| 30 | PD0 | bidirectional | Port D bit 0 is a bi-directional I/O pin with internal pull-up; it alternates as RXD (USART receive data input when the receiver is enabled) and PCINT16. |
| 31 | PD1 | bidirectional | Port D bit 1 is a bi-directional I/O pin with internal pull-up; it alternates as TXD (USART transmit data output, enabled when the transmitter is enabled) and PCINT17. |
| 32 | PD2 | bidirectional | Port D bit 2 is a bi-directional I/O pin with internal pull-up; it alternates as INT0 (external interrupt 0 input) and PCINT18. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | TQFP-32(7x7) |
| Category | Embedded Processors & Controllers |
| Pins | 32 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Operating Temperature | -55 | 125 | °C | 324 | |||
| Storage Temperature | -65 | 150 | °C | 324 | |||
| Voltage on any pin except RESET with respect to Ground | -0.5 | V | 324 | ||||
| Voltage on RESET with respect to Ground | -0.5 | 13 | V | 324 | |||
| Maximum Operating Voltage | 6 | V | 324 | ||||
| DC Current per I/O Pin | 40 | mA | 324 | ||||
| DC Current VCC and GND Pins | 200 | mA | 324 | ||||
| Supply voltage VCC | VCC | 1.8 | 5.5 | V | TA = -40C to 85C | 324 | |
| Maximum frequency, speed grade -10AU | 10 | MHz | ATmega168PV-10AU, power supply 1.8-5.5 V | 420 | |||
| Calibrated RC oscillator accuracy, factory calibration | -10 | 10 | % | 8.0 MHz, VCC = 3V, 25C, factory calibration | 329 | ||
| Calibrated RC oscillator accuracy, user calibration | -1 | 1 | % | 7.3-8.1 MHz, VCC = 1.8V-5.5V, -40C to 85C | 329 | ||
| Calibrated RC oscillator frequency, user calibration range | 7.3 | 8.1 | MHz | VCC = 1.8V-5.5V, -40C to 85C | 329 | ||
| Calibrated RC oscillator frequency, factory calibration | 8 | MHz | VCC = 3V, 25C | 329 | |||
| Oscillator Frequency (external clock) | 1/tCLCL | 0 | 4 | MHz | VCC = 1.8-5.5V | 329 | |
| Oscillator Frequency (external clock) | 1/tCLCL | 0 | 10 | MHz | VCC = 2.7-5.5V | 329 | |
| Oscillator Frequency (external clock) | 1/tCLCL | 0 | 20 | MHz | VCC = 4.5-5.5V | 329 | |
| Input Low Voltage, except XTAL1 and RESET pin | VIL | -0.5 | V | VCC = 1.8V - 2.4V | 324 | ||
| Input Low Voltage, XTAL1 pin | VIL1 | -0.5 | V | VCC = 1.8V - 5.5V | 324 | ||
| Input Low Voltage, RESET pin | VIL2 | -0.5 | V | VCC = 1.8V - 5.5V | 324 | ||
| Input Low Voltage, RESET pin as I/O | VIL3 | -0.5 | V | VCC = 1.8V - 2.4V | 324 | ||
| Output Low Voltage (except RESET pin) | VOL | 0.9 | V | IOL = 20 mA, VCC = 5V | 324 | ||
| Output Low Voltage (except RESET pin) | VOL | 0.6 | V | IOL = 10 mA, VCC = 3V | 324 | ||
| Output High Voltage (except Reset pin) | VOH | 4.2 | V | IOH = -20 mA, VCC = 5V | 324 | ||
| Output High Voltage (except Reset pin) | VOH | 2.3 | V | IOH = -10 mA, VCC = 3V | 324 | ||
| Input Leakage Current I/O Pin (absolute value) | IIL | 1 | µA | VCC = 5.5V, pin low | 324 | ||
| Reset Pull-up Resistor | RRST | 30 | 60 | kΩ | 325 | ||
| I/O Pin Pull-up Resistor | RPU | 20 | 50 | kΩ | 325 | ||
| Analog Comparator Input Offset Voltage | VACIO | 40 | mV | VCC = 5V, Vin = VCC/2 | 325 | ||
| Analog Comparator Input Leakage Current | IACLK | -50 | 50 | nA | VCC = 5V, Vin = VCC/2 | 325 | |
| Analog Comparator Propagation Delay | tACID | 750 | ns | VCC = 2.7V | 325 | ||
| Analog Comparator Propagation Delay | tACID | 500 | ns | VCC = 4.0V | 325 | ||
| Power Supply Current, Active | ICC | 0.3 | 0.5 | mA | Active 1 MHz, VCC = 2V | 327 | |
| Power Supply Current, Active | ICC | 1.8 | 2.5 | mA | Active 4 MHz, VCC = 3V | 327 | |
| Power Supply Current, Active | ICC | 6.7 | 9 | mA | Active 8 MHz, VCC = 5V | 327 | |
| Power Supply Current, Idle | ICC | 0.06 | 0.15 | mA | Idle 1 MHz, VCC = 2V | 327 | |
| Power Supply Current, Idle | ICC | 0.4 | 0.7 | mA | Idle 4 MHz, VCC = 3V | 327 | |
| Power Supply Current, Idle | ICC | 1.7 | 2.7 | mA | Idle 8 MHz, VCC = 5V | 327 | |
| Power Supply Current, Power-save mode | ICC | 0.8 | 1.6 | µA | 32 kHz TOSC enabled, VCC = 1.8V | 327 | |
| Power Supply Current, Power-save mode | ICC | 0.9 | 2.6 | µA | 32 kHz TOSC enabled, VCC = 3V | 327 | |
| Power Supply Current, Power-down mode | ICC | 4.6 | 8 | µA | WDT enabled, VCC = 3V | 327 | |
| Power Supply Current, Power-down mode | ICC | 0.1 | 2 | µA | WDT disabled, VCC = 3V | 327 | |
| Power-on Reset Threshold Voltage (rising) | VPOT | 1.1 | 1.4 | 1.6 | V | 330 | |
| Power-on Reset Threshold Voltage (falling) | VPOT | 0.6 | 1.3 | 1.6 | V | 330 | |
| Power-on Slope Rate | SRON | 0.01 | 10 | V/ms | 330 | ||
| Minimum pulse width on RESET Pin | tRST | 2.5 | µs | 330 | |||
| Brown-out Detector Hysteresis | VHYST | 50 | mV | 330 | |||
| Min Pulse Width on Brown-out Reset | tBOD | 2 | µs | 330 | |||
| Bandgap reference voltage | VBG | 1 | 1.1 | 1.2 | V | VCC = 2.7, TA = 25C | 330 |
| Bandgap reference start-up time | tBG | 40 | 70 | µs | VCC = 2.7, TA = 25C | 330 | |
| Bandgap reference current consumption | IBG | 10 | µA | VCC = 2.7, TA = 25C | 330 | ||
| Brown-out trigger level | VBOT | 1.7 | 1.8 | 2 | V | BODLEVEL 2:0 = 110 | 330 |
| Brown-out trigger level | VBOT | 2.5 | 2.7 | 2.9 | V | BODLEVEL 2:0 = 101 | 330 |
| Brown-out trigger level | VBOT | 4.1 | 4.3 | 4.5 | V | BODLEVEL 2:0 = 100 | 330 |
CAD (KiCad official)
- Symbol:
ATMEGA168PV-10AU - Footprint:
Package_QFP:TQFP-32_7x7mm_P0.8mm - 3D model: TQFP-32(7x7) (KiCad packages3D, STEP)
- 3D model files:
atmega168pv-10au-etched.step/atmega168pv-10au-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);atmega168pv-10au.step/atmega168pv-10au.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (436 pp, sha256
aab081a362918ab9, retrieved 2026-10-29, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).