component
PDWL050019
Public Made by Adomby adom
UMW ESD And Surge Protection (TVS/ESD), SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownPDWL050019
UMW · ESD And Surge Protection (TVS/ESD) · SOT-23-6
PDWL050019 from UMW, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | I/O1 | bidirectional | Protected I/O line, clamped to GND; the datasheet rates the array at 150 W peak pulse power (8/20µs) and ±20 kV ESD (contact and air) per IEC 61000-4-2. |
| 2 | GND | power_in | Ground reference for the TVS clamping paths; clamping voltage is specified from each I/O pin to ground. |
| 3 | I/O2 | bidirectional | Protected I/O line, clamped to GND; the datasheet rates the array at 150 W peak pulse power (8/20µs) and ±20 kV ESD (contact and air) per IEC 61000-4-2. |
| 4 | I/O3 | bidirectional | Protected I/O line, clamped to GND; the datasheet rates the array at 150 W peak pulse power (8/20µs) and ±20 kV ESD (contact and air) per IEC 61000-4-2. |
| 5 | VCC | power_in | Pin labeled VCC in the pinout diagram; the datasheet states no separate voltage limit or function for it. |
| 6 | I/O4 | bidirectional | Protected I/O line, clamped to GND; the datasheet rates the array at 150 W peak pulse power (8/20µs) and ±20 kV ESD (contact and air) per IEC 61000-4-2. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | UMW |
| Package | SOT-23-6 |
| Category | Circuit Protection |
| Pins | 6 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Reverse working voltage | VRWM | 5 | V | 2 | |||
| Reverse breakdown voltage | VBR | 6 | V | IT=1mA | 2 | ||
| Reverse leakage current | IR | 1 | µA | VRWM=5V | 2 | ||
| Clamping voltage (I/O pin to Ground) | VC | 9.5 | 11 | V | IPP=1A, tP=8/20µs | 2 | |
| Clamping voltage (I/O pin to Ground) | VC | 12.5 | 15 | V | IPP=5A, tP=8/20µs | 2 | |
| Peak pulse power dissipation | PPP | 150 | W | 8/20µs waveform, TA=25°C | 2 | ||
| ESD per IEC 61000-4-2 (Air) | VESD | 20 | kV | IEC 61000-4-2 air discharge, TA=25°C | 2 | ||
| ESD per IEC 61000-4-2 (Contact) | VESD | 20 | kV | IEC 61000-4-2 contact discharge, TA=25°C | 2 | ||
| Lead soldering temperature | TL | 260 | °C | 10 sec. | 2 | ||
| Junction temperature range | TJ | -55 | 125 | °C | 2 | ||
| Storage temperature range | TSTG | -55 | 150 | °C | 2 |
CAD (KiCad official)
- Symbol:
PDWL050019 - Footprint:
Package_TO_SOT_SMD:SOT-23-6 - 3D model: SOT-23-6 (KiCad packages3D, STEP)
- 3D model files:
pdwl050019-etched.step/pdwl050019-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);pdwl050019.step/pdwl050019.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: UMW datasheet (7 pp, sha256
3081c167c89395eb, retrieved 2026-10-15, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).