component
74LVC2G08DC
Public Made by Adomby adom
Nexperia Logic Gates, VSSOP-8-0.5mm. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdown74LVC2G08DC
Nexperia · Logic Gates · VSSOP-8-0.5mm
74LVC2G08DC from Nexperia, in a VSSOP-8-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Data input 1A of gate 1; input voltage range is 0 V to 5.5 V, and inputs are overvoltage tolerant to 5.5 V. |
| 2 | 1B | input | Data input 1B of gate 1; input voltage range is 0 V to 5.5 V, and inputs are overvoltage tolerant to 5.5 V. |
| 3 | 2Y | output | Data output 2Y of gate 2; in active mode the output voltage range is 0 V to VCC, and the outputs are 5 V tolerant. |
| 4 | GND | power_in | Ground (0 V) reference for all voltages on the device. |
| 5 | 2A | input | Data input 2A of gate 2; input voltage range is 0 V to 5.5 V, and inputs are overvoltage tolerant to 5.5 V. |
| 6 | 2B | input | Data input 2B of gate 2; input voltage range is 0 V to 5.5 V, and inputs are overvoltage tolerant to 5.5 V. |
| 7 | 1Y | output | Data output 1Y of gate 1; in active mode the output voltage range is 0 V to VCC, and the outputs are 5 V tolerant. |
| 8 | VCC | power_in | Supply voltage, recommended range 1.65 V to 5.5 V (absolute maximum -0.5 V to +6.5 V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | VSSOP-8-0.5mm |
| Category | Logic |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
74LVC2G08DC - Footprint:
Package_SO:VSSOP-8_2.3x2mm_P0.5mm - 3D model: VSSOP-8-0.5mm (KiCad packages3D, STEP)
- 3D model files:
74lvc2g08dc-etched.step/74lvc2g08dc-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74lvc2g08dc.step/74lvc2g08dc.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nexperia datasheet (20 pp, sha256
f44a89dd7d237b30, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).