Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MSP430FR6889IPZ

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · LQFP-100(14x14)

MSP430FR6889IPZ from Texas Instruments, in a LQFP-100(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 P4.3/UCA0SOMI/UCA0RXD/UCB1STE bidirectional General-purpose digital I/O that also serves as USCI_A0 slave-out/master-in (SPI) or receive data (UART), and USCI_B1 slave transmit enable (SPI).
2 P1.4/UCB0CLK/UCA0STE/TA1.0/S1 bidirectional General-purpose digital I/O that also serves as USCI_B0 clock (SPI), USCI_A0 slave transmit enable, Timer_A TA1 CCR0 capture/compare output, or LCD segment S1.
3 P1.5/UCB0STE/UCA0CLK/TA0.0/S0 bidirectional General-purpose digital I/O that also serves as USCI_B0 slave transmit enable, USCI_A0 clock (SPI), Timer_A TA0 CCR0 capture/compare output, or LCD segment S0.
4 P1.6/UCB0SIMO/UCB0SDA/TA0.1 bidirectional General-purpose digital I/O that also serves as USCI_B0 slave-in/master-out (SPI) or I2C data, BSL data for I2C BSL devices, Timer_A TA0 CCR1 capture/compare output, or LCD segment S1.
5 P1.7/UCB0SOMI/UCB0SCL/TA0.2 bidirectional General-purpose digital I/O that also serves as USCI_B0 slave-out/master-in (SPI) or I2C clock, BSL clock for I2C BSL devices, Timer_A TA0 CCR2 capture/compare output, or LCD segment S0.
6 R33/LCDCAP bidirectional Input/output port of the most positive analog LCD voltage (V1) and LCD capacitor connection; if unused it may be tied to DVSS or DVCC.
7 P6.0/R23 bidirectional General-purpose digital I/O that also serves as the input/output port of the second most positive analog LCD voltage (V2).
8 P6.1/R13/LCDREF bidirectional General-purpose digital I/O that also serves as the input/output port of the third most positive LCD voltage (V3 or V4) and the external reference input for the regulated LCD voltage.
9 P6.2/COUT/R03 bidirectional General-purpose digital I/O that also serves as the comparator output and the input/output port of the lowest analog LCD voltage (V5).
10 P6.3/COM0 bidirectional General-purpose digital I/O that also serves as LCD common output COM0 for the LCD backplane.
11 P6.4/TB0.0/COM1 bidirectional General-purpose digital I/O that also serves as Timer_B TB0 CCR0 capture/compare output, LCD common output COM1, or LCD segment S36.
12 P6.5/TB0.1/COM2 bidirectional General-purpose digital I/O that also serves as Timer_B TB0 CCR1 capture/compare output, LCD common output COM2, or LCD segment S35.
13 P6.6/TB0.2/COM3 bidirectional General-purpose digital I/O that also serves as Timer_B TB0 CCR2 capture/compare output, LCD common output COM3, or LCD segment S34.
14 P2.4/TB0.3/COM4/S43 bidirectional General-purpose digital I/O that also serves as Timer_B TB0 CCR3 capture/compare output, LCD common output COM4, or LCD segment S43.
15 P2.5/TB0.4/COM5/S42 bidirectional General-purpose digital I/O that also serves as Timer_B TB0 CCR4 capture/compare output, LCD common output COM5, or LCD segment S42.
16 P2.6/TB0.5/ESIC1OUT/COM6/S41 bidirectional General-purpose digital I/O that also serves as Timer_B TB0 CCR5 capture/compare output, ESI comparator 1 output, LCD common output COM6, or LCD segment S41.
17 P2.7/TB0.6/ESIC2OUT/COM7/S40 bidirectional General-purpose digital I/O that also serves as Timer_B TB0 CCR6 capture/compare output, ESI comparator 2 output, LCD common output COM7, or LCD segment S40.
18 P10.2/TA1.0/SMCLK/S39 bidirectional General-purpose digital I/O that also serves as Timer_A TA1 CCR0 capture/compare output, SMCLK output, or LCD segment S39.
19 P5.0/TA1.1/MCLK/S38 bidirectional General-purpose digital I/O that also serves as Timer_A TA1 CCR1 capture/compare output, MCLK output, or LCD segment S38.
20 P5.1/TA1.2/S37 bidirectional General-purpose digital I/O that also serves as Timer_A TA1 CCR2 capture/compare output or LCD segment S37.
21 P5.2/TA1.0/TA1CLK/ACLK/S36 bidirectional General-purpose digital I/O that also serves as Timer_A TA1 CCR0 capture/compare output, Timer_A TA1 clock input, ACLK output, or LCD segment S36.
22 P5.3/UCB1STE/S35 bidirectional General-purpose digital I/O that also serves as USCI_B1 slave transmit enable (SPI) or LCD segment S35.
23 P3.0/UCB1CLK/S34 bidirectional General-purpose digital I/O that also serves as USCI_B1 clock (SPI slave input or master output) or LCD segment S34.
24 P3.1/UCB1SIMO/UCB1SDA/S33 bidirectional General-purpose digital I/O that also serves as USCI_B1 slave-in/master-out (SPI) or I2C data, or LCD segment S33.
25 P3.2/UCB1SOMI/UCB1SCL/S32 bidirectional General-purpose digital I/O that also serves as USCI_B1 slave-out/master-in (SPI) or I2C clock, or LCD segment S32.
26 DVSS1 power_in Digital ground supply.
27 DVCC1 power_in Digital power supply.
28 TEST/SBWTCK input Test mode pin used to select digital I/O on the JTAG pins, and the Spy-Bi-Wire input clock.
29 RST/NMI/SBWTDIO bidirectional Active-low reset input, nonmaskable interrupt input, and Spy-Bi-Wire data input/output.
30 PJ.0/TDO/TB0OUTH/SMCLK/SRSCG1 bidirectional General-purpose digital I/O that also serves as JTAG test data output, Timer_B TB0 high-impedance switch input, SMCLK output, or low-power debug CPU status bit SCG1.
31 PJ.1/TDI/TCLK/MCLK/SRSCG0 bidirectional General-purpose digital I/O that also serves as JTAG test data input or test clock input, MCLK output, or low-power debug CPU status bit SCG0.
32 PJ.2/TMS/ACLK/SROSCOFF bidirectional General-purpose digital I/O that also serves as JTAG test mode select, ACLK output, or low-power debug CPU status bit OSCOFF.
33 PJ.3/TCK/COUT/SRCPUOFF bidirectional General-purpose digital I/O that also serves as JTAG test clock, comparator output, or low-power debug CPU status bit CPUOFF.
34 P6.7/TA0CLK/S31 bidirectional General-purpose digital I/O that also serves as Timer_A TA0 clock input or LCD segment S31.
35 P7.5/TA0.2/S30 bidirectional General-purpose digital I/O that also serves as Timer_A TA0 CCR2 capture/compare output or LCD segment S30.
36 P7.6/TA0.1/S29 bidirectional General-purpose digital I/O that also serves as Timer_A TA0 CCR1 capture/compare output or LCD segment S29.
37 P10.1/TA0.0/S28 bidirectional General-purpose digital I/O that also serves as Timer_A TA0 CCR0 capture/compare output or LCD segment S28.
38 P7.7/TA1.2/TB0OUTH/S27 bidirectional General-purpose digital I/O that also serves as Timer_A TA1 CCR2 capture/compare output, Timer_B TB0 high-impedance switch input, or LCD segment S27.
39 P3.3/TA1.1/TB0CLK/S26 bidirectional General-purpose digital I/O that also serves as Timer_A TA1 CCR1 capture/compare output, Timer_B TB0 clock input, or LCD segment S26.
40 P3.4/UCA1SIMO/UCA1TXD/TB0.0/S25 bidirectional General-purpose digital I/O that also serves as USCI_A1 slave-in/master-out (SPI) or transmit data (UART), Timer_B TB0 CCR0 capture/compare output, or LCD segment S25.
41 P3.5/UCA1SOMI/UCA1RXD/TB0.1/S24 bidirectional General-purpose digital I/O that also serves as USCI_A1 slave-out/master-in (SPI) or receive data (UART), Timer_B TB0 CCR1 capture/compare output, or LCD segment S24.
42 P3.6/UCA1CLK/TB0.2/S23 bidirectional General-purpose digital I/O that also serves as USCI_A1 clock (SPI), Timer_B TB0 CCR2 capture/compare output, or LCD segment S23.
43 P3.7/UCA1STE/TB0.3/S22 bidirectional General-purpose digital I/O that also serves as USCI_A1 slave transmit enable (SPI), Timer_B TB0 CCR3 capture/compare output, or LCD segment S22.
44 P8.0/RTCCLK/S21 bidirectional General-purpose digital I/O that also serves as RTC clock output for calibration or LCD segment S21.
45 P8.1/DMAE0/S20 bidirectional General-purpose digital I/O that also serves as DMA external trigger input or LCD segment S20.
46 P8.2/S19 bidirectional General-purpose digital I/O that also serves as LCD segment S19.
47 P8.3/MCLK/S18 bidirectional General-purpose digital I/O that also serves as MCLK output or LCD segment S18.
48 P2.3/UCA0STE/TB0OUTH bidirectional General-purpose digital I/O that also serves as USCI_A0 slave transmit enable (SPI) or Timer_B TB0 high-impedance switch input.
49 P2.2/UCA0CLK/TB0.4/RTCCLK bidirectional General-purpose digital I/O that also serves as USCI_A0 clock (SPI), Timer_B TB0 CCR4 capture/compare output, or RTC clock output for calibration.
50 P2.1/UCA0SOMI/UCA0RXD/TB0.5/DMAE0 bidirectional General-purpose digital I/O that also serves as USCI_A0 slave-out/master-in (SPI) or receive data (UART), BSL receive (UART BSL), Timer_B TB0 CCR5 capture/compare output, or DMA external trigger input.
51 P2.0/UCA0SIMO/UCA0TXD/TB0.6/TB0CLK bidirectional General-purpose digital I/O that also serves as USCI_A0 slave-in/master-out (SPI) or transmit data (UART), BSL transmit (UART BSL), Timer_B TB0 CCR6 capture/compare output, or Timer_B TB0 clock input.
52 P7.0/TA0CLK/S13 bidirectional General-purpose digital I/O that also serves as Timer_A TA0 clock input or LCD segment S13.
53 P7.1/TA0.0/ACLK/S12 bidirectional General-purpose digital I/O that also serves as Timer_A TA0 CCR0 capture/compare output, ACLK output, or LCD segment S12.
54 P7.2/TA0.1/S11 bidirectional General-purpose digital I/O that also serves as Timer_A TA0 CCR1 capture/compare output or LCD segment S11.
55 P7.3/TA0.2/S10 bidirectional General-purpose digital I/O that also serves as Timer_A TA0 CCR2 capture/compare output or LCD segment S10.
56 P7.4/SMCLK/S13 bidirectional General-purpose digital I/O that also serves as SMCLK output or LCD segment S13.
57 DVSS2 power_in Digital ground supply.
58 DVCC2 power_in Digital power supply.
59 P8.4/A7/C7 bidirectional General-purpose digital I/O that also serves as ADC analog input A7 and comparator input C7.
60 P8.5/A6/C6 bidirectional General-purpose digital I/O that also serves as ADC analog input A6 and comparator input C6.
61 P8.6/A5/C5 bidirectional General-purpose digital I/O that also serves as ADC analog input A5 and comparator input C5.
62 P8.7/A4/C4 bidirectional General-purpose digital I/O that also serves as ADC analog input A4 and comparator input C4.
63 P1.3/TA1.2/ESITEST4/A3/C3 bidirectional General-purpose digital I/O that also serves as ESI test signal 4, Timer_A TA1 CCR2 capture/compare output, ADC analog input A3, or comparator input C3.
64 P1.2/TA1.1/TA0CLK/COUT/A2/C2 bidirectional General-purpose digital I/O that also serves as Timer_A TA1 CCR1 capture/compare output, Timer_A TA0 clock input, comparator output, ADC analog input A2, or comparator input C2.
65 P1.1/TA0.2/TA1CLK/COUT/A1/C1/VREF+/VeREF+ bidirectional General-purpose digital I/O that also serves as Timer_A TA0 CCR2 capture/compare output, Timer_A TA1 clock input, comparator output, ADC analog input A1, comparator input C1, positive reference voltage output, or external positive ADC reference input.
66 P1.0/TA0.1/DMAE0/RTCCLK/A0/C0/VREF-/VeREF- bidirectional General-purpose digital I/O that also serves as Timer_A TA0 CCR1 capture/compare output, DMA external trigger input, RTC clock output for calibration, ADC analog input A0, comparator input C0, negative reference voltage output, or external negative ADC reference input.
67 P9.0/ESICH0/ESITEST0/A8/C8 bidirectional General-purpose digital I/O that also serves as ESI channel 0 sensor excitation output and signal input, ESI test signal 0, ADC analog input A8, or comparator input C8.
68 P9.1/ESICH1/ESITEST1/A9/C9 bidirectional General-purpose digital I/O that also serves as ESI channel 1 sensor excitation output and signal input, ESI test signal 1, ADC analog input A9, or comparator input C9.
69 P9.2/ESICH2/ESITEST2/A10/C10 bidirectional General-purpose digital I/O that also serves as ESI channel 2 sensor excitation output and signal input, ESI test signal 2, ADC analog input A10, or comparator input C10.
70 P9.3/ESICH3/ESITEST3/A11/C11 bidirectional General-purpose digital I/O that also serves as ESI channel 3 sensor excitation output and signal input, ESI test signal 3, ADC analog input A11, or comparator input C11.
71 P9.4/ESICI0/A12/C12 bidirectional General-purpose digital I/O that also serves as ESI channel 0 signal input to comparator, ADC analog input A12, or comparator input C12.
72 P9.5/ESICI1/A13/C13 bidirectional General-purpose digital I/O that also serves as ESI channel 1 signal input to comparator, ADC analog input A13, or comparator input C13.
73 P9.6/ESICI2/A14/C14 bidirectional General-purpose digital I/O that also serves as ESI channel 2 signal input to comparator, ADC analog input A14, or comparator input C14.
74 P9.7/ESICI3/A15/C15 bidirectional General-purpose digital I/O that also serves as ESI channel 3 signal input to comparator, ADC analog input A15, or comparator input C15.
75 ESIDVCC power_in ESI power supply; TI recommends powering it from the same source as DVCC and AVCC.
76 ESIDVSS power_in ESI ground supply.
77 ESICI passive ESI Scan IF input to the comparator; leave open if unused.
78 ESICOM passive ESI common termination for Scan IF sensors; leave open if unused.
79 AVCC1 power_in Analog power supply.
80 AVSS3 power_in Analog ground supply.
81 PJ.7/HFXOUT bidirectional General-purpose digital I/O that also serves as the output terminal of crystal oscillator XT2 (HFXT).
82 PJ.6/HFXIN bidirectional General-purpose digital I/O that also serves as the input terminal for crystal oscillator XT2 (HFXT).
83 AVSS1 power_in Analog ground supply.
84 PJ.4/LFXIN bidirectional General-purpose digital I/O that also serves as the input terminal for crystal oscillator XT1 (LFXT).
85 PJ.5/LFXOUT bidirectional General-purpose digital I/O that also serves as the output terminal of crystal oscillator XT1 (LFXT).
86 AVSS2 power_in Analog ground supply.
87 P5.4/UCA1SIMO/UCA1TXD/S12 bidirectional General-purpose digital I/O that also serves as USCI_A1 slave-in/master-out (SPI) or transmit data (UART), or LCD segment S12.
88 P5.5/UCA1SOMI/UCA1RXD/S11 bidirectional General-purpose digital I/O that also serves as USCI_A1 slave-out/master-in (SPI) or receive data (UART), or LCD segment S11.
89 P5.6/UCA1CLK/S10 bidirectional General-purpose digital I/O that also serves as USCI_A1 clock (SPI), or LCD segment S10.
90 P5.7/UCA1STE/TB0CLK/S9 bidirectional General-purpose digital I/O that also serves as USCI_A1 slave transmit enable (SPI), Timer_B TB0 clock input, or LCD segment S9.
91 P4.4/UCB1STE/TA1CLK/S8 bidirectional General-purpose digital I/O that also serves as USCI_B1 slave transmit enable (SPI), Timer_A TA1 clock input, or LCD segment S8.
92 P4.5/UCB1CLK/TA1.0/S7 bidirectional General-purpose digital I/O that also serves as USCI_B1 clock (SPI), Timer_A TA1 CCR0 capture/compare output, or LCD segment S7.
93 P4.6/UCB1SIMO/UCB1SDA/TA1.1/S6 bidirectional General-purpose digital I/O that also serves as USCI_B1 slave-in/master-out (SPI) or I2C data, Timer_A TA1 CCR1 capture/compare output, or LCD segment S6.
94 P4.7/UCB1SOMI/UCB1SCL/TA1.2/S5 bidirectional General-purpose digital I/O that also serves as USCI_B1 slave-out/master-in (SPI) or I2C clock, Timer_A TA1 CCR2 capture/compare output, or LCD segment S5.
95 P10.0/SMCLK/S4 bidirectional General-purpose digital I/O that also serves as SMCLK output or LCD segment S4.
96 P4.0/UCB1SIMO/UCB1SDA/MCLK/S3 bidirectional General-purpose digital I/O that also serves as USCI_B1 slave-in/master-out (SPI) or I2C data, MCLK output, or LCD segment S3.
97 P4.1/UCB1SOMI/UCB1SCL/ACLK/S2 bidirectional General-purpose digital I/O that also serves as USCI_B1 slave-out/master-in (SPI) or I2C clock, ACLK output, or LCD segment S2.
98 DVSS3 power_in Digital ground supply.
99 DVCC3 power_in Digital power supply.
100 P4.2/UCA0SIMO/UCA0TXD/UCB1CLK bidirectional General-purpose digital I/O that also serves as USCI_A0 slave-in/master-out (SPI) or transmit data (UART), or USCI_B1 clock (SPI).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package LQFP-100(14x14)
Category Embedded Processors & Controllers
Pins 100

CAD (KiCad official)

  • Symbol: MSP430FR6889IPZ
  • Footprint: Package_QFP:LQFP-100_14x14mm_P0.5mm
  • 3D model: LQFP-100(14x14) (KiCad packages3D, STEP)
  • 3D model files: msp430fr6889ipz-etched.step / msp430fr6889ipz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430fr6889ipz.step / msp430fr6889ipz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (189 pp, sha256 b0919e7a6373e8f8, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF