component

CD74HC194PWT

Public Made by Adom

by adom

Texas Instruments Shift Registers, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogiccd74hc194pwtfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CD74HC194PWT

Texas Instruments · Shift Registers · TSSOP-16

CD74HC194PWT from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 MR input Asynchronous master reset, active low; a Low clears all four outputs Q0-Q3 to Low.
2 DSR input Serial data input for the shift-right mode.
3 D0 input Parallel data input 0, loaded to Q0 on the rising clock edge when S0 and S1 are high.
4 D1 input Parallel data input 1, loaded to Q1 on the rising clock edge when S0 and S1 are high.
5 D2 input Parallel data input 2, loaded to Q2 on the rising clock edge when S0 and S1 are high.
6 D3 input Parallel data input 3, loaded to Q3 on the rising clock edge when S0 and S1 are high.
7 DSL input Serial data input for the shift-left mode.
8 GND power_in Ground supply pin.
9 S0 input Mode select input 0; with S1 selects hold, shift right, shift left or parallel load.
10 S1 input Mode select input 1; with S0 selects hold, shift right, shift left or parallel load.
11 CP input Clock input; operations occur synchronously on the low-to-high transition.
12 Q3 output Register output 3; bus driver output capable of driving 15 LSTTL loads.
13 Q2 output Register output 2; bus driver output capable of driving 15 LSTTL loads.
14 Q1 output Register output 1; bus driver output capable of driving 15 LSTTL loads.
15 Q0 output Register output 0; bus driver output capable of driving 15 LSTTL loads.
16 VCC power_in Positive supply; 2V to 6V operation for HC types, absolute maximum -0.5V to 7V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: CD74HC194PWT
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: cd74hc194pwt-etched.step / cd74hc194pwt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hc194pwt.step / cd74hc194pwt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (19 pp, sha256 b36bc476fcd32b97, retrieved 2026-10-05, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF