COS6002SR
Public Made by Adomby adom
COSINE Operational Amplifier, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownCOS6002SR
COSINE · Operational Amplifier · SOIC-8
COS6002SR from COSINE, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT1 | output | Amplifier A output. Rail-to-rail output; voltage swing extends to within millivolts of each supply rail (typ 1 mV at RL=100 kOhm, 40 mV at RL=2 kOhm). Short-circuit current ~21 mA sourcing / 22 mA sinking. |
| 2 | -IN1 | input | Inverting input of amplifier A. Voltage range from -Vs -0.3V to +Vs +0.3V. Input bias current ~2.5 pA; internally diode-clamped to the supply rails (limit input current to <= 10 mA). |
| 3 | +IN1 | input | Non-inverting input of amplifier A. Same voltage range as -IN1 (-Vs -0.3V to +Vs +0.3V). Rail-to-rail input common-mode range. |
| 4 | -Vs | power_in | Negative power supply or ground. For single-supply operation tie to GND; for dual-supply operation, bypass to ground with a 0.1 uF ceramic close to the pin. Total supply (+Vs to -Vs) 1.8 V to 5.5 V, absolute max 6.0 V. |
| 5 | +IN2 | input | Non-inverting input of amplifier B. Rail-to-rail input; voltage range -Vs -0.3V to +Vs +0.3V. |
| 6 | -IN2 | input | Inverting input of amplifier B. Voltage range from -Vs -0.3V to +Vs +0.3V. Input bias current ~2.5 pA; internally diode-clamped to the supply rails. |
| 7 | OUT2 | output | Amplifier B output. Rail-to-rail output swinging to within millivolts of each supply rail. |
| 8 | +Vs | power_in | Positive power supply. Operating range 1.8 V to 5.5 V (absolute max 6.0 V from +Vs to -Vs). Bypass with a 0.1 uF ceramic capacitor placed as close to the pin as possible; a 2.2 uF tantalum may be added for improved performance. Quiescent current ~50 uA per amplifier. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | COSINE |
| Package | SOIC-8 |
| Category | Op-amp/Cmp |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
COS6002SRCOS6002MR
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Common-Mode Voltage Range | VCM | -0.1 | 5.6 | V | VS = 5.5V | 4 | |
| Input Offset Voltage | VOS | 0.6 | 5 | mV | 4 | ||
| Common-Mode Rejection Ratio | CMRR | 125 | dB | VCM =0.1V to 4.9V | 4 | ||
| Open-Loop Voltage Gain | AOL | 120 | dB | VO=0.2V to 4.8V | 4 | ||
| Output Voltage Swing from Rail | 1 | mV | RL=100kΩ | 4 | |||
| Output Voltage Swing from Rail | 8 | mV | RL=10kΩ | 4 | |||
| Output Voltage Swing from Rail | 40 | mV | RL=2kΩ | 4 | |||
| Short-Circuit Current Sourcing | ISR | 21 | mA | Sourcing | 4 | ||
| Short-Circuit Current Sinking | ISK | 22 | mA | Sinking | 4 | ||
| Operating Voltage Range | 1.8 | 5.5 | V | 4 | |||
| Power Supply Rejection Ratio | PSRR | 85 | dB | VS = +1.8V to +5.5V | 4 | ||
| Quiescent Current per Amplifier | IQ | 50 | μA | 4 | |||
| Power Supply +Vs to -Vs | 6 | V | 3 | ||||
| Input Current | 10 | mA | 3 | ||||
| Storage Temperature Range | -65 | 150 | °C | 3 | |||
| Junction Temperature | 150 | °C | 3 | ||||
| Operating Temperature Range | -40 | 125 | °C | 3 | |||
| ESD Susceptibility, HBM | 2000 | V | HBM | 3 | |||
| DC Supply Voltage | 1.8 | 5.5 | V | 3 | |||
| Operating ambient temperature | -40 | 85 | °C | 3 | |||
| Package Thermal Resistance, Junction-to-ambient (SOP8) | RθJA | 155 | °C/W | SOP8 package | 3 |
CAD (KiCad official)
- Symbol:
COS6002SR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
cos6002sr-etched.step/cos6002sr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);cos6002sr.step/cos6002sr.glbare the bare package body.
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
cos6002sr.step |
122 KB | You want the bare part, or you mark your own boards. |
cos6002sr-etched.step |
2.5 MB | You want the part with COS6002SR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 583 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: COSINE datasheet (10 pp, sha256
c7528633c3bcce25, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).