Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

L6565D

STMicroelectronics · AC-DC Controllers And Regulators · SOIC-8

L6565D from STMicroelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 INV input Inverting input of the error amplifier; accepts output voltage feedback through resistor divider or optocoupler for primary or secondary regulation; operating range -0.3 to 7V.
2 COMP output Output of the error amplifier for loop compensation network; upper clamp voltage 5.5V, lower clamp voltage 2.25V; operating range -0.3 to 7V.
3 VFF input Line voltage feedforward input; modulates pulse-by-pulse current limitation setpoint based on converter input voltage through resistor divider; operating range 0 to 3V.
4 CS input Current sense input to PWM comparator; primary current sensed through resistor is compared to internal reference to determine MOSFET turn-off; hiccup-mode OCP triggered at 2.0V; operating range -0.3 to 7V.
5 ZCD input Transformer demagnetization sensing input for quasi-resonant operation or external synchronization; negative-going edge below 1.6V triggers MOSFET turn-on after arming at positive-going edge above 2.1V; trigger blanked 3.5µs minimum after MOSFET turn-off.
6 GND power_in Ground; current return for both signal part of the IC and gate driver.
7 GD output Gate driver totem pole output stage; drives power MOSFET or IGBT with ±400mA peak current capability (source and sink).
8 VCC power_in Supply voltage input for signal and gate driver circuits; operating range after turn-on 10.3 to 18V with UVLO thresholds; electrolytic capacitor typically connected between this pin and ground.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: L6565D
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: l6565d-etched.step / l6565d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); l6565d.step / l6565d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (17 pp, sha256 a6588853fc1545c6, retrieved 2026-10-03, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF