Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32F767VIT6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-100(14x14)

STM32F767VIT6 from STMicroelectronics, in a LQFP-100(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PE2 bidirectional GPIO port PE2 is a 5V-tolerant I/O capable of TRACECLK, SPI4_SCK, SAI1_MCLK_A, QUADSPI_BK1_IO2, ETH_MII_TXD3, FMC_A23, and EVENTOUT functions.
2 PE3 bidirectional GPIO port PE3 is a 5V-tolerant I/O capable of TRACED0, SAI1_SD_B, FMC_A19, and EVENTOUT functions.
3 PE4 bidirectional GPIO port PE4 is a 5V-tolerant I/O capable of TRACED1, SPI4_NSS, SAI1_FS_A, DFSDM1_DATIN3, FMC_A20, DCMI_D4, and LCD_B0 functions.
4 PE5 bidirectional GPIO port PE5 is a 5V-tolerant I/O capable of TRACED2, TIM9_CH1, SPI4_MISO, SAI1_SCK_A, DFSDM1_CKIN3, FMC_A21, DCMI_D6, and LCD_G0 functions.
5 PE6 bidirectional GPIO port PE6 is a 5V-tolerant I/O capable of TRACED3, TIM1_BKIN2, TIM9_CH2, SPI4_MOSI, SAI1_SD_A, SAI2_MCLK_B, FMC_A22, DCMI_D7, and LCD_G1 functions.
6 VBAT power_in Backup domain power supply pin that provides power to RTC, 32×32 bit backup registers, and 4KB backup SRAM.
7 PC13 bidirectional
8 PC14/OSC32_IN bidirectional
9 PC15/OSC32_OUT bidirectional
10 VSS power_in Ground reference for main power supply (0 V).
11 VDD power_in Main power supply input pin operating at 1.7 to 3.6 V with decoupling capacitors required.
12 PH0/OSC_IN bidirectional
13 PH1/OSC_OUT bidirectional
14 NRST input
15 PC0 bidirectional
16 PC1 bidirectional
17 PC2 bidirectional
18 PC3 bidirectional
19 VSSA power_in Analog ground reference pin for ADC and analog peripherals.
20 VREF+ power_in Positive reference voltage input for ADC operating at 1.7 to 3.6 V.
21 VDDA power_in Analog power supply pin for ADC, DAC, and comparators operating at 1.7 to 3.6 V.
22 PA0/WKUP bidirectional GPIO port PA0 is a 5V-tolerant I/O with wakeup capability (WKUP1) and capable of TIM2_CH1, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, ETH_MII_CRS, and ADC1_IN0 functions.
23 PA1 bidirectional
24 PA2 bidirectional GPIO port PA2 is a 5V-tolerant I/O capable of TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, ETH_MDIO, and ADC1_IN2 functions.
25 PA3 bidirectional GPIO port PA3 is a 5V-tolerant I/O capable of TIM2_CH4, TIM5_CH4, TIM9_CH2, USART2_RX, OTG_HS_ULPI_D0, ETH_MII_COL, LCD_B5, and ADC1_IN3 functions.
26 VSS power_in Ground reference for main power supply (0 V).
27 VDD power_in Main power supply input pin operating at 1.7 to 3.6 V with decoupling capacitors required.
28 PA4 bidirectional GPIO port PA4 is a 3.3V-tolerant I/O directly connected to ADC capable of SPI1_NSS, SPI3_NSS, USART2_CK, SPI6_NSS, DCMI_HSYNC, LCD_VSYNC, and ADC1_IN4 functions.
29 PA5 bidirectional GPIO port PA5 is a 3.3V-tolerant I/O directly connected to ADC capable of TIM2_CH1, TIM8_CH1N, SPI1_SCK, SPI6_SCK, OTG_HS_ULPI_CK, LCD_R4, and ADC1_IN5 functions.
30 PA6 bidirectional GPIO port PA6 is a 5V-tolerant I/O capable of TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, SPI6_MISO, TIM13_CH1, DCMI_PIXCLK, LCD_G2, and ADC1_IN6 functions.
31 PA7 bidirectional GPIO port PA7 is a 5V-tolerant I/O capable of TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI, SPI6_MOSI, TIM14_CH1, ETH_MII_RX_DV, FMC_SDNWE, and ADC1_IN7 functions.
32 PC4 bidirectional GPIO port PC4 is a 5V-tolerant I/O capable of DFSDM1_CKIN2, I2S1_MCK, SPDIF_RX2, ETH_MII_RXD0, FMC_SDNE0, and ADC1_IN14 functions.
33 PC5 bidirectional GPIO port PC5 is a 5V-tolerant I/O capable of DFSDM1_DATIN2, SPDIF_RX3, ETH_MII_RXD1, FMC_SDCKE0, and ADC1_IN15 functions.
34 PB0 bidirectional GPIO port PB0 is a 5V-tolerant I/O capable of TIM1_CH2N, TIM3_CH3, TIM8_CH2N, DFSDM1_CKOUT, UART4_CTS, OTG_HS_ULPI_D1, ETH_MII_RXD2, and ADC1_IN8 functions.
35 PB1 bidirectional GPIO port PB1 is a 5V-tolerant I/O capable of TIM1_CH3N, TIM3_CH4, TIM8_CH3N, DFSDM1_DATIN1, OTG_HS_ULPI_D2, ETH_MII_RXD3, LCD_G0, and ADC1_IN9 functions.
36 PB2 bidirectional GPIO port PB2 is a 5V-tolerant I/O capable of SAI1_SD_A, SPI3_MOSI, QUADSPI_CLK, and DFSDM1_CKIN1 functions.
37 PE7 bidirectional GPIO port PE7 is a 5V-tolerant I/O capable of TIM1_ETR, DFSDM1_DATIN2, UART7_RX, QUADSPI_BK2_IO0, and FMC_D4 functions.
38 PE8 bidirectional GPIO port PE8 is a 5V-tolerant I/O capable of TIM1_CH1N, DFSDM1_CKIN2, UART7_TX, QUADSPI_BK2_IO1, and FMC_D5 functions.
39 PE9 bidirectional GPIO port PE9 is a 5V-tolerant I/O capable of TIM1_CH1, DFSDM1_CKOUT, UART7_RTS, QUADSPI_BK2_IO2, and FMC_D6 functions.
40 PE10 bidirectional GPIO port PE10 is a 5V-tolerant I/O capable of TIM1_CH2N, DFSDM1_DATIN4, UART7_CTS, QUADSPI_BK2_IO3, and FMC_D7 functions.
41 PE11 bidirectional GPIO port PE11 is a 5V-tolerant I/O capable of TIM1_CH2, SPI4_NSS, DFSDM1_CKIN4, SAI2_SD_B, FMC_D8, and LCD_G3 functions.
42 PE12 bidirectional GPIO port PE12 is a 5V-tolerant I/O capable of TIM1_CH3N, SPI4_SCK, DFSDM1_DATIN5, SAI2_SCK_B, FMC_D9, and LCD_B4 functions.
43 PE13 bidirectional GPIO port PE13 is a 5V-tolerant I/O capable of TIM1_CH3, SPI4_MISO, DFSDM1_CKIN5, SAI2_FS_B, FMC_D10, and LCD_DE functions.
44 PE14 bidirectional GPIO port PE14 is a 5V-tolerant I/O capable of TIM1_CH4, SPI4_MOSI, SAI2_MCLK_B, FMC_D11, and LCD_CLK functions.
45 PE15 bidirectional GPIO port PE15 is a 5V-tolerant I/O capable of TIM1_BKIN, FMC_D12, and LCD_R7 functions.
46 PB10 bidirectional GPIO port PB10 is a 5V-tolerant I/O capable of TIM2_CH3, I2C2_SCL, SPI2_SCK, DFSDM1_DATIN7, USART3_TX, QUADSPI_BK1_NCS, OTG_HS_ULPI_D3, ETH_MII_RX_ER, and LCD_G4 functions.
47 PB11 bidirectional GPIO port PB11 is a 5V-tolerant I/O capable of TIM2_CH4, I2C2_SDA, DFSDM1_CKIN7, USART3_RX, OTG_HS_ULPI_D4, ETH_MII_TX_EN, DSI_TE, and LCD_G5 functions.
48 VCAP_1 power_in Capacitor supply pin for integrated voltage regulator requiring 2.2 µF external capacitor.
49 VSS power_in Ground reference for main power supply (0 V).
50 VDD power_in Main power supply input pin operating at 1.7 to 3.6 V with decoupling capacitors required.
51 PB12 bidirectional GPIO port PB12 is a 5V-tolerant I/O capable of TIM1_BKIN, I2C2_SMBA, SPI2_NSS, DFSDM1_DATIN1, USART3_CK, UART5_RX, CAN2_RX, OTG_HS_ULPI_D5, and ETH_MII_TXD0 functions.
52 PB13 bidirectional GPIO port PB13 is a 5V-tolerant I/O capable of TIM1_CH1N, SPI2_SCK, DFSDM1_CKIN1, USART3_CTS, UART5_TX, CAN2_TX, OTG_HS_ULPI_D6, and ETH_MII_TXD1 functions.
53 PB14 bidirectional GPIO port PB14 is a 5V-tolerant I/O capable of TIM1_CH2N, TIM8_CH2N, USART1_TX, SPI2_MISO, DFSDM1_DATIN2, USART3_RTS, UART4_RTS, TIM12_CH1, SDMMC2_D0, and OTG_HS_DM functions.
54 PB15 bidirectional GPIO port PB15 is a 5V-tolerant I/O with RTC reference input capable of TIM1_CH3N, TIM8_CH3N, USART1_RX, SPI2_MOSI, DFSDM1_CKIN2, UART4_CTS, TIM12_CH2, SDMMC2_D1, and OTG_HS_DP functions.
55 PD8 bidirectional GPIO port PD8 is a 5V-tolerant I/O capable of DFSDM1_CKIN3, USART3_TX, SPDIF_RX1, and FMC_D13 functions.
56 PD9 bidirectional GPIO port PD9 is a 5V-tolerant I/O capable of DFSDM1_DATIN3, USART3_RX, and FMC_D14 functions.
57 PD10 bidirectional GPIO port PD10 is a 5V-tolerant I/O capable of DFSDM1_CKOUT, USART3_CK, FMC_D15, and LCD_B3 functions.
58 PD11 bidirectional GPIO port PD11 is a 5V-tolerant I/O capable of I2C4_SMBA, USART3_CTS, QUADSPI_BK1_IO0, SAI2_SD_A, and FMC_A16 functions.
59 PD12 bidirectional GPIO port PD12 is a 5V-tolerant I/O capable of TIM4_CH1, LPTIM1_IN1, I2C4_SCL, USART3_RTS, QUADSPI_BK1_IO1, SAI2_FS_A, and FMC_A17 functions.
60 PD13 bidirectional GPIO port PD13 is a 5V-tolerant I/O capable of TIM4_CH2, LPTIM1_OUT, I2C4_SDA, QUADSPI_BK1_IO3, SAI2_SCK_A, and FMC_A18 functions.
61 PD14 bidirectional GPIO port PD14 is a 5V-tolerant I/O capable of TIM4_CH3, UART8_CTS, and FMC_D0 functions.
62 PD15 bidirectional GPIO port PD15 is a 5V-tolerant I/O capable of TIM4_CH4, UART8_RTS, and FMC_D1 functions.
63 PC6 bidirectional GPIO port PC6 is a 5V-tolerant I/O capable of TIM3_CH1, TIM8_CH1, I2S2_MCK, DFSDM1_CKIN3, USART6_TX, FMC_NWAIT, SDMMC2_D6, and DCMI_D0 functions.
64 PC7 bidirectional GPIO port PC7 is a 5V-tolerant I/O capable of TIM3_CH2, TIM8_CH2, I2S3_MCK, DFSDM1_DATIN3, USART6_RX, FMC_NE1, SDMMC2_D7, and DCMI_D1 functions.
65 PC8 bidirectional GPIO port PC8 is a 5V-tolerant I/O capable of TRACED1, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, FMC_NE2, SDMMC1_D0, and DCMI_D2 functions.
66 PC9 bidirectional GPIO port PC9 is a 5V-tolerant I/O capable of MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, LCD_G3, SDMMC1_D1, DCMI_D3, and LCD_B2 functions.
67 PA8 bidirectional GPIO port PA8 is a 5V-tolerant I/O capable of MCO1, TIM1_CH1, TIM8_BKIN2, I2C3_SCL, USART1_CK, OTG_FS_SOF, CAN3_RX, UART7_RX, and LCD_B3 functions.
68 PA9 bidirectional GPIO port PA9 is a 5V-tolerant I/O capable of TIM1_CH2, I2C3_SMBA, SPI2_SCK, USART1_TX, DCMI_D0, and LCD_R5 functions with OTG_FS_VBUS monitoring.
69 PA10 bidirectional GPIO port PA10 is a 5V-tolerant I/O capable of TIM1_CH3, USART1_RX, LCD_B4, OTG_FS_ID, MDIOS_MDIO, DCMI_D1, and LCD_B1 functions.
70 PA11 bidirectional GPIO port PA11 is a 5V-tolerant I/O capable of TIM1_CH4, SPI2_NSS, UART4_RX, USART1_CTS, CAN1_RX, OTG_FS_DM, and LCD_R4 functions.
71 PA12 bidirectional GPIO port PA12 is a 5V-tolerant I/O capable of TIM1_ETR, SPI2_SCK, UART4_TX, USART1_RTS, SAI2_FS_B, CAN1_TX, OTG_FS_DP, and LCD_R5 functions.
72 PA13 bidirectional JTAG Test Mode Select / Serial Wire Data I/O pin is a 5V-tolerant bidirectional port for debug interface.
73 VCAP_2 power_in Capacitor supply pin for integrated voltage regulator requiring 2.2 µF external capacitor.
74 VSS power_in Ground reference for main power supply (0 V).
75 VDD power_in Main power supply input pin operating at 1.7 to 3.6 V with decoupling capacitors required.
76 PA14 bidirectional JTAG Test Clock / Serial Wire Clock pin is a 5V-tolerant bidirectional port for debug interface.
77 PA15 bidirectional JTAG Test Data Input pin is a 5V-tolerant bidirectional I/O capable of TIM2_CH1, HDMI_CEC, SPI1_NSS, SPI3_NSS, SPI6_NSS, UART4_RTS, CAN3_TX, and UART7_TX functions.
78 PC10 bidirectional GPIO port PC10 is a 5V-tolerant I/O capable of DFSDM1_CKIN5, SPI3_SCK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, SDMMC1_D2, DCMI_D8, and LCD_R2 functions.
79 PC11 bidirectional GPIO port PC11 is a 5V-tolerant I/O capable of DFSDM1_DATIN5, SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDMMC1_D3, and DCMI_D4 functions.
80 PC12 bidirectional GPIO port PC12 is a 5V-tolerant I/O capable of TRACED3, SPI3_MOSI, USART3_CK, UART5_TX, SDMMC1_CK, and DCMI_D9 functions.
81 PD0 bidirectional GPIO port PD0 is a 5V-tolerant I/O capable of DFSDM1_CKIN6, DFSDM1_DATIN7, UART4_RX, CAN1_RX, and FMC_D2 functions.
82 PD1 bidirectional GPIO port PD1 is a 5V-tolerant I/O capable of DFSDM1_DATIN6, DFSDM1_CKIN7, UART4_TX, CAN1_TX, and FMC_D3 functions.
83 PD2 bidirectional GPIO port PD2 is a 5V-tolerant I/O capable of TRACED2, TIM3_ETR, UART5_RX, SDMMC1_CMD, and DCMI_D11 functions.
84 PD3 bidirectional GPIO port PD3 is a 5V-tolerant I/O capable of DFSDM1_CKOUT, SPI2_SCK, DFSDM1_DATIN0, USART2_CTS, FMC_CLK, and DCMI_D5 functions.
85 PD4 bidirectional GPIO port PD4 is a 5V-tolerant I/O capable of DFSDM1_CKIN0, USART2_RTS, and FMC_NOE functions.
86 PD5 bidirectional GPIO port PD5 is a 5V-tolerant I/O capable of USART2_TX and FMC_NWE functions.
87 PD6 bidirectional GPIO port PD6 is a 5V-tolerant I/O capable of DFSDM1_CKIN4, SPI3_MOSI, SAI1_SD_A, USART2_RX, DFSDM1_DATIN1, SDMMC2_CK, FMC_NWAIT, and DCMI_D10 functions.
88 PD7 bidirectional GPIO port PD7 is a 5V-tolerant I/O capable of DFSDM1_DATIN4, SPI1_MOSI, DFSDM1_CKIN1, USART2_CK, SPDIF_RX0, SDMMC2_CMD, and FMC_NE1 functions.
89 PB3 bidirectional JTAG Test Data Output / Serial Wire Output pin is a 5V-tolerant I/O capable of TIM2_CH2, SPI1_SCK, SPI3_SCK, SPI6_SCK, SDMMC2_D2, CAN3_RX, and UART7_RX functions.
90 PB4 bidirectional JTAG Test Reset pin is a 5V-tolerant I/O capable of TIM3_CH1, SPI1_MISO, SPI3_MISO, SPI2_NSS, SPI6_MISO, SDMMC2_D3, CAN3_TX, and UART7_TX functions.
91 PB5 bidirectional GPIO port PB5 is a 5V-tolerant I/O capable of UART5_RX, TIM3_CH2, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI, SPI6_MOSI, CAN2_RX, OTG_HS_ULPI_D7, ETH_PPS_OUT, FMC_SDCKE1, and DCMI_D10 functions.
92 PB6 bidirectional GPIO port PB6 is a 5V-tolerant I/O capable of UART5_TX, TIM4_CH1, HDMI_CEC, I2C1_SCL, DFSDM1_DATIN5, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, I2C4_SCL, FMC_SDNE1, and DCMI_D5 functions.
93 PB7 bidirectional GPIO port PB7 is a 5V-tolerant I/O capable of TIM4_CH2, I2C1_SDA, DFSDM1_CKIN5, USART1_RX, I2C4_SDA, FMC_NL, and DCMI_VSYNC functions.
94 BOOT0 input Dedicated BOOT pin for selecting boot source during reset (0=Flash, 1=System memory) with VPP programming capability.
95 PB8 bidirectional GPIO port PB8 is a 5V-tolerant I/O capable of I2C4_SCL, TIM4_CH3, TIM10_CH1, I2C1_SCL, DFSDM1_CKIN7, UART5_RX, CAN1_RX, SDMMC2_D4, ETH_MII_TXD3, and SDMMC1_D4 functions.
96 PB9 bidirectional GPIO port PB9 is a 5V-tolerant I/O capable of I2C4_SDA, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS, DFSDM1_DATIN7, UART5_TX, CAN1_TX, SDMMC2_D5, and I2C4_SMBA functions.
97 PE0 bidirectional GPIO port PE0 is a 5V-tolerant I/O capable of TIM4_ETR, LPTIM1_ETR, UART8_RX, SAI2_MCLK_A, FMC_NBL0, and DCMI_D2 functions.
98 PE1 bidirectional GPIO port PE1 is a 5V-tolerant I/O capable of LPTIM1_IN2, UART8_TX, FMC_NBL1, and DCMI_D3 functions.
99 VSS power_in Ground reference for main power supply (0 V).
100 VDD power_in Main power supply input pin operating at 1.7 to 3.6 V with decoupling capacitors required.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-100(14x14)
Category Embedded Processors & Controllers
Pins 100

CAD (KiCad official)

  • Symbol: STM32F767VIT6
  • Footprint: Package_QFP:LQFP-100_14x14mm_P0.5mm
  • 3D model: LQFP-100(14x14) (KiCad packages3D, STEP)
  • 3D model files: stm32f767vit6-etched.step / stm32f767vit6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f767vit6.step / stm32f767vit6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (255 pp, sha256 0520a27f9487edf9, retrieved 2026-09-29, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF