component

74HC259PW-Q100

Public Made by Adom

by adom

Nexperia Latches, TSSOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogic74hc259pw-q100factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

74HC259PW-Q100

Nexperia · Latches · TSSOP-16

74HC259PW-Q100 from Nexperia, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Address input A0; selects addressed latch in addressable latch mode.
2 A1 input Address input A1; selects addressed latch in addressable latch mode.
3 A2 input Address input A2; selects addressed latch in addressable latch mode.
4 Q0 output Latch output Q0; follows data input D when latch is addressed and LE is active LOW.
5 Q1 output Latch output Q1; follows data input D when latch is addressed and LE is active LOW.
6 Q2 output Latch output Q2; follows data input D when latch is addressed and LE is active LOW.
7 Q3 output Latch output Q3; follows data input D when latch is addressed and LE is active LOW.
8 GND power_in Ground reference voltage (0 V).
9 Q4 output Latch output Q4; follows data input D when latch is addressed and LE is active LOW.
10 Q5 output Latch output Q5; follows data input D when latch is addressed and LE is active LOW.
11 Q6 output Latch output Q6; follows data input D when latch is addressed and LE is active LOW.
12 Q7 output Latch output Q7; follows data input D when latch is addressed and LE is active LOW.
13 D input Data input; written to addressed latch when LE is active LOW.
14 LE input Latch enable input (active LOW); enables data latching when LOW.
15 MR input Conditional reset input (active LOW); forces all outputs LOW when active.
16 VCC power_in Supply voltage; 2.0 V to 6.0 V specified range.

Key specifications

Parameter Value
Manufacturer Nexperia
Package TSSOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: 74HC259PW-Q100
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: 74hc259pw-q100-etched.step / 74hc259pw-q100-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc259pw-q100.step / 74hc259pw-q100.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (17 pp, sha256 18ace7d1f8867545, retrieved 2026-09-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF