Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SP3004-04XTG

Littelfuse · ESD And Surge Protection (TVS/ESD) · SOT-563

SP3004-04XTG from Littelfuse, in a SOT-563. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/O1 passive ESD-protected I/O line with rail-to-rail diodes and an additional zener, rated for ±12kV contact and ±15kV air discharge per IEC 61000-4-2 with 0.85pF typical capacitance per I/O.
2 GND power_in Ground reference for the rail-to-rail protection diodes.
3 I/O2 passive ESD-protected I/O line with rail-to-rail diodes and an additional zener, rated for ±12kV contact and ±15kV air discharge per IEC 61000-4-2 with 0.85pF typical capacitance per I/O.
4 I/O3 passive ESD-protected I/O line with rail-to-rail diodes and an additional zener, rated for ±12kV contact and ±15kV air discharge per IEC 61000-4-2 with 0.85pF typical capacitance per I/O.
5 VCC power_in Positive rail reference for the protection diodes; the application note states it can be replaced by a suitable bypass capacitor or left floating or NC in some backdrive applications.
6 I/O4 passive ESD-protected I/O line with rail-to-rail diodes and an additional zener, rated for ±12kV contact and ±15kV air discharge per IEC 61000-4-2 with 0.85pF typical capacitance per I/O.

Key specifications

Parameter Value
Manufacturer Littelfuse
Package SOT-563
Category Circuit Protection
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Reverse Standoff Voltage VRWM 6 V IR ≤ 1µA 2
Reverse Leakage Current ILEAK 10 nA VR=3.3V 2
Clamp Voltage (IPP=1A) VC 10 12 V IPP=1A, tp=8/20µs, Fwd 2
Clamp Voltage (IPP=2A) VC 11.8 15 V IPP=2A, tp=8/20µs, Fwd 2
ESD Withstand Voltage (IEC 61000-4-2 Contact) VESD -12 12 kV IEC 61000-4-2 (Contact) 2
ESD Withstand Voltage (IEC 61000-4-2 Air) VESD -15 15 kV IEC 61000-4-2 (Air) 2
Peak Current IPP 4 A tp=8/20μs 2
Operating Temperature TOP -40 125 °C 2
Storage Temperature TSTOR -55 150 °C 2
Maximum Junction Temperature 150 °C 2
Maximum Lead Temperature (Soldering) 260 °C Soldering 20-40s 2
Diode Capacitance I/O to GND CI/O-GND 0.95 1.1 1.25 pF Reverse Bias=0V 2
Diode Capacitance I/O to GND CI/O-GND 0.7 0.85 1 pF Reverse Bias=1.65V 2
Dynamic Resistance RDYN 1.8 Ω (VC2 - VC1) / (IPP2 - IPP1) 2
Diode Capacitance I/O to I/O CI/O-I/O 0.5 pF Reverse Bias=0V 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts Copper Alloy Lead Plating Pre-Plated Frame Lead Material Copper Alloy 3

CAD (KiCad official)

  • Symbol: SP3004-04XTG
  • Footprint: Package_TO_SOT_SMD:SOT-563
  • 3D model: SOT-563 (KiCad packages3D, STEP)
  • 3D model files: sp3004-04xtg-etched.step / sp3004-04xtg-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sp3004-04xtg.step / sp3004-04xtg.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Littelfuse datasheet (4 pp, sha256 9332aed75b25dc0f, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF