Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

74HC238PW

Nexperia · Signal Switches, Multiplexers, Decoders · TSSOP-16

74HC238PW from Nexperia, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Address input (binary weight 1) that selects one of outputs Y0 to Y7; CMOS input levels on 74HC238, TTL input levels on 74HCT238.
2 A1 input Address input (binary weight 2) that selects one of outputs Y0 to Y7; CMOS input levels on 74HC238, TTL input levels on 74HCT238.
3 A2 input Address input (binary weight 4) that selects one of outputs Y0 to Y7; CMOS input levels on 74HC238, TTL input levels on 74HCT238.
4 E1 input Active-LOW enable input; all outputs are LOW unless E1 and E2 are LOW and E3 is HIGH.
5 E2 input Active-LOW enable input; all outputs are LOW unless E1 and E2 are LOW and E3 is HIGH.
6 E3 input Active-HIGH enable input; all outputs are LOW unless E1 and E2 are LOW and E3 is HIGH.
7 Y7 output Active-HIGH mutually exclusive decoder output, HIGH only when its address is selected and the device is enabled.
8 GND power_in Ground (0 V) reference for all voltages on the device.
9 Y6 output Active-HIGH mutually exclusive decoder output, HIGH only when its address is selected and the device is enabled.
10 Y5 output Active-HIGH mutually exclusive decoder output, HIGH only when its address is selected and the device is enabled.
11 Y4 output Active-HIGH mutually exclusive decoder output, HIGH only when its address is selected and the device is enabled.
12 Y3 output Active-HIGH mutually exclusive decoder output, HIGH only when its address is selected and the device is enabled.
13 Y2 output Active-HIGH mutually exclusive decoder output, HIGH only when its address is selected and the device is enabled.
14 Y1 output Active-HIGH mutually exclusive decoder output, HIGH only when its address is selected and the device is enabled.
15 Y0 output Active-HIGH mutually exclusive decoder output, HIGH only when its address is selected and the device is enabled.
16 VCC power_in Supply voltage; 2.0 V to 6.0 V recommended for 74HC238 and 4.5 V to 5.5 V for 74HCT238, with absolute maximum of +7 V.

Key specifications

Parameter Value
Manufacturer Nexperia
Package TSSOP-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC 2 5 6 V 74HC238 5
input voltage VI 0 V 74HC238; max printed as VCC 5
output voltage VO 0 V 74HC238; max printed as VCC 5
ambient temperature Tamb -40 125 °C 5
input transition rise and fall rate Δt/ΔV 625 ns/V VCC = 2.0 V 5
input transition rise and fall rate Δt/ΔV 1.67 139 ns/V VCC = 4.5 V 5
input transition rise and fall rate Δt/ΔV 83 ns/V VCC = 6.0 V 5
supply voltage VCC -0.5 7 V 4
input clamping current IIK -20 20 mA VI < -0.5 V or VI > VCC + 0.5 V 4
output clamping current IOK -20 20 mA VO < -0.5 V or VO > VCC + 0.5 V 4
output current IO -25 25 mA -0.5 V < VO < VCC + 0.5 V 4
supply current ICC 50 mA 4
ground current IGND -50 mA 4
storage temperature Tstg -65 150 °C 4
total power dissipation Ptot 500 mW 4
total power dissipation derating (SOT403-1 TSSOP16), slope printed as typ Ptot 8.5 mW/K derates linearly above 91 °C 4
HIGH-level input voltage VIH 1.5 V -40 °C to +125 °C; VCC = 2.0 V 5
HIGH-level input voltage VIH 3.15 V -40 °C to +125 °C; VCC = 4.5 V 5
HIGH-level input voltage VIH 4.2 V -40 °C to +125 °C; VCC = 6.0 V 5
LOW-level input voltage VIL 0.5 V -40 °C to +125 °C; VCC = 2.0 V 5
LOW-level input voltage VIL 1.35 V -40 °C to +125 °C; VCC = 4.5 V 5
LOW-level input voltage VIL 1.8 V -40 °C to +125 °C; VCC = 6.0 V 5
HIGH-level output voltage VOH 1.9 V -40 °C to +125 °C; VI = VIH or VIL; IO = -20 μA; VCC = 2.0 V 5
HIGH-level output voltage VOH 4.4 V -40 °C to +125 °C; VI = VIH or VIL; IO = -20 μA; VCC = 4.5 V 5
HIGH-level output voltage VOH 5.9 V -40 °C to +125 °C; VI = VIH or VIL; IO = -20 μA; VCC = 6.0 V 5
HIGH-level output voltage VOH 3.7 V -40 °C to +125 °C; VI = VIH or VIL; IO = -4.0 mA; VCC = 4.5 V 5
HIGH-level output voltage VOH 5.2 V -40 °C to +125 °C; VI = VIH or VIL; IO = -5.2 mA; VCC = 6.0 V 5
LOW-level output voltage VOL 0.1 V -40 °C to +125 °C; VI = VIH or VIL; IO = 20 μA; VCC = 2.0 V 5
LOW-level output voltage VOL 0.4 V -40 °C to +125 °C; VI = VIH or VIL; IO = 4.0 mA; VCC = 4.5 V 5
input leakage current II -1 1 μA -40 °C to +125 °C; VI = VCC or GND; VCC = 6.0 V 5
supply current ICC 160 μA -40 °C to +125 °C; VI = VCC or GND; IO = 0 A; VCC = 6.0 V 5
propagation delay An to Yn tpd 225 ns -40 °C to +125 °C; see Fig. 4; VCC = 2.0 V 7
propagation delay An to Yn tpd 45 ns -40 °C to +125 °C; see Fig. 4; VCC = 4.5 V 7
propagation delay An to Yn tpd 38 ns -40 °C to +125 °C; see Fig. 4; VCC = 6.0 V 7
propagation delay E3 to Yn tpd 240 ns -40 °C to +125 °C; see Fig. 4; VCC = 2.0 V 7
propagation delay E3 to Yn tpd 48 ns -40 °C to +125 °C; see Fig. 4; VCC = 4.5 V 7
propagation delay E3 to Yn tpd 41 ns -40 °C to +125 °C; see Fig. 4; VCC = 6.0 V 7
propagation delay En to Yn tpd 235 ns -40 °C to +125 °C; see Fig. 5; VCC = 2.0 V 7
propagation delay En to Yn tpd 47 ns -40 °C to +125 °C; see Fig. 5; VCC = 4.5 V 7
propagation delay En to Yn tpd 40 ns -40 °C to +125 °C; see Fig. 5; VCC = 6.0 V 7
transition time tt 110 ns -40 °C to +125 °C; see Fig. 4 and Fig. 5; VCC = 2.0 V 7
transition time tt 22 ns -40 °C to +125 °C; see Fig. 4 and Fig. 5; VCC = 4.5 V 7
transition time tt 19 ns -40 °C to +125 °C; see Fig. 4 and Fig. 5; VCC = 6.0 V 7

CAD (KiCad official)

  • Symbol: 74HC238PW
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: 74hc238pw-etched.step / 74hc238pw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc238pw.step / 74hc238pw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (15 pp, sha256 f0f9b99563a06c78, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF