Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

STM32F334R8T6TR

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)

STM32F334R8T6TR from STMicroelectronics, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VBAT power_in Backup power supply for the RTC and backup registers.
2 PC13 bidirectional Standard 3.3 V I/O supplied through the power switch, which sinks only 3 mA; in output mode it must not exceed 2 MHz with a 30 pF load and must not be used as a current source such as an LED driver.
3 PC14 / OSC32_IN bidirectional Standard 3.3 V I/O supplied through the power switch (3 mA sink limit, maximum 2 MHz with 30 pF load in output mode, not to be used as a current source) that also serves as the 32 kHz oscillator input OSC32_IN.
4 PC15 / OSC32_OUT bidirectional Standard 3.3 V I/O supplied through the power switch (3 mA sink limit, maximum 2 MHz with 30 pF load in output mode, not to be used as a current source) that also serves as the 32 kHz oscillator output OSC32_OUT.
5 PF0 / OSC_IN bidirectional 5 V tolerant I/O that serves as the crystal oscillator input OSC_IN (4 to 32 MHz crystal), with alternate function TIM1_CH3N.
6 PF1 / OSC_OUT bidirectional 5 V tolerant I/O that serves as the crystal oscillator output OSC_OUT (4 to 32 MHz crystal).
7 NRST bidirectional Bidirectional active-low device reset input and internal reset output with an embedded weak pull-up resistor.
8 PC0 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions EVENTOUT and TIM1_CH1 and additional function ADC12_IN6.
9 PC1 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions EVENTOUT and TIM1_CH2 and additional function ADC12_IN7.
10 PC2 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions EVENTOUT and TIM1_CH3 and additional function ADC12_IN8.
11 PC3 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions EVENTOUT, TIM1_CH4 and TIM1_BKIN2 and additional function ADC12_IN9.
12 VSSA/VREF- power_in Analog ground and negative reference voltage.
13 VDDA/VREF+ power_in Analog power supply (2.0 to 3.6 V) and positive reference voltage.
14 PA0 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions TIM2_CH1/TIM2_ETR, TSC_G1_IO1, USART2_CTS and EVENTOUT, and additional functions ADC1_IN1, RTC_TAMP2/WKUP1.
15 PA1 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions TIM2_CH2, TSC_G1_IO2, USART2_RTS_DE and TIM15_CH1N, and additional functions ADC1_IN2 and RTC_REFIN.
16 PA2 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions TIM2_CH3, TSC_G1_IO3, USART2_TX, COMP2_OUT and TIM15_CH1, and additional functions ADC1_IN3 and COMP2_INM.
17 PA3 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions TIM2_CH4, TSC_G1_IO4, USART2_RX and TIM15_CH2, and additional function ADC1_IN4.
18 VSS power_in Digital ground.
19 VDD power_in Digital power supply (2.0 to 3.6 V).
20 PA4 bidirectional 3.3 V tolerant I/O directly connected to the ADC with reduced touch sensing sensitivity (recommended as sampling capacitor I/O), with alternate functions TIM3_CH2, TSC_G2_IO1, SPI1_NSS, USART2_CK, and additional functions ADC2_IN1, DAC1_OUT1, COMP2_INM, COMP4_INM, COMP6_INM.
21 PA5 bidirectional 3.3 V tolerant I/O directly connected to the ADC with reduced touch sensing sensitivity (recommended as sampling capacitor I/O), with alternate functions TIM2_CH1/TIM2_ETR, TSC_G2_IO2, SPI1_SCK, and additional functions ADC2_IN2, DAC1_OUT2, OPAMP2_VINM.
22 PA6 bidirectional 3.3 V tolerant I/O directly connected to the ADC with reduced touch sensing sensitivity (recommended as sampling capacitor I/O), with alternate functions TIM16_CH1, TIM3_CH1, TSC_G2_IO3, SPI1_MISO, TIM1_BKIN, OPAMP2_DIG, and additional functions ADC2_IN3, DAC2_OUT1, OPAMP2_VOUT.
23 PA7 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions TIM17_CH1, TIM3_CH2, TSC_G2_IO4, SPI1_MOSI, TIM1_CH1N and EVENTOUT, and additional functions ADC2_IN4, COMP2_INP, OPAMP2_VINP.
24 PC4 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions EVENTOUT, TIM1_ETR and USART1_TX, and additional function ADC2_IN5.
25 PC5 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions EVENTOUT, TIM15_BKIN, TSC_G3_IO1 and USART1_RX, and additional functions ADC2_IN11 and OPAMP2_VINM.
26 PB0 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions TIM3_CH3, TSC_G3_IO2, TIM1_CH2N and EVENTOUT, and additional functions ADC1_IN11, COMP4_INP, OPAMP2_VINP.
27 PB1 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions TIM3_CH4, TSC_G3_IO3, TIM1_CH3N, COMP4_OUT, HRTIM1_SCOUT and EVENTOUT, and additional function ADC1_IN12.
28 PB2 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions TSC_G3_IO4, HRTIM_SCIN and EVENTOUT, and additional functions ADC2_IN12 and COMP4_INM.
29 PB10 bidirectional 3.3 V tolerant standard I/O (TT, not directly connected to the ADC), with alternate functions TIM2_CH3, TSC_SYNC, USART3_TX, HRTIM1_FLT3 and EVENTOUT.
30 PB11 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions TIM2_CH4, TSC_G6_IO1, USART3_RX, HRTIM1_FLT4 and EVENTOUT, and additional function COMP6_INP.
31 VSS power_in Digital ground.
32 VDD power_in Digital power supply (2.0 to 3.6 V).
33 PB12 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions TSC_G6_IO2, TIM1_BKIN, USART3_CK, HRTIM1_CHC1 and EVENTOUT, and additional function ADC2_IN13.
34 PB13 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions TSC_G6_IO3, TIM1_CH1N, USART3_CTS, HRTIM1_CHC2 and EVENTOUT, and additional function ADC1_IN13.
35 PB14 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions TIM15_CH1, TSC_G6_IO4, TIM1_CH2N, USART3_RTS_DE, HRTIM1_CHD1 and EVENTOUT, and additional functions ADC2_IN14 and OPAMP2_VINP.
36 PB15 bidirectional 3.3 V tolerant I/O directly connected to the ADC, with alternate functions TIM15_CH2, TIM15_CH1N, TIM1_CH3N, HRTIM1_CHD2 and EVENTOUT, and additional functions ADC2_IN15, COMP6_INM and RTC_REFIN.
37 PC6 bidirectional 5 V tolerant (FT) I/O with alternate functions EVENTOUT, TIM3_CH1, HRTIM1_EEV10 and COMP6_OUT.
38 PC7 bidirectional 5 V tolerant (FT) I/O with alternate functions EVENTOUT, TIM3_CH2 and HRTIM1_FLT5.
39 PC8 bidirectional 5 V tolerant (FT) I/O with alternate functions EVENTOUT, TIM3_CH3 and HRTIM1_CHE1.
40 PC9 bidirectional 5 V tolerant (FT) I/O with alternate functions EVENTOUT, TIM3_CH4 and HRTIM1_CHE2.
41 PA8 bidirectional 5 V tolerant (FT) I/O with alternate functions MCO, TIM1_CH1, USART1_CK, HRTIM1_CHA1 and EVENTOUT.
42 PA9 bidirectional 5 V tolerant (FT) I/O with alternate functions TSC_G4_IO1, TIM1_CH2, USART1_TX, TIM15_BKIN, TIM2_CH3, HRTIM1_CHA2 and EVENTOUT.
43 PA10 bidirectional 5 V tolerant (FT) I/O with alternate functions TIM17_BKIN, TSC_G4_IO2, TIM1_CH3, USART1_RX, COMP6_OUT, TIM2_CH4, HRTIM1_CHB1 and EVENTOUT.
44 PA11 bidirectional 5 V tolerant (FT) I/O with alternate functions TIM1_CH1N, USART1_CTS, CAN_RX, TIM1_CH4, TIM1_BKIN2, HRTIM1_CHB2 and EVENTOUT.
45 PA12 bidirectional 5 V tolerant (FT) I/O with alternate functions TIM16_CH1, TIM1_CH2N, USART1_RTS_DE, COMP2_OUT, CAN_TX, TIM1_ETR, HRTIM1_FLT1 and EVENTOUT.
46 PA13 bidirectional 5 V tolerant (FT) I/O with alternate functions JTMS/SWDAT, TIM16_CH1N, TSC_G4_IO3, IR_OUT, USART3_CTS and EVENTOUT.
47 VSS power_in Digital ground.
48 VDD power_in Digital power supply (2.0 to 3.6 V).
49 PA14 bidirectional 5 V tolerant, FM+ capable (FTf) I/O with alternate functions JTCK/SWCLK, TSC_G4_IO4, I2C1_SDA, TIM1_BKIN, USART2_TX and EVENTOUT.
50 PA15 bidirectional 5 V tolerant, FM+ capable (FTf) I/O with alternate functions JTDI, TIM2_CH1/TIM2_ETR, TSC_SYNC, I2C1_SCL, SPI1_NSS, USART2_RX, TIM1_BKIN, HRTIM1_FLT2 and EVENTOUT.
51 PC10 bidirectional 5 V tolerant (FT) I/O with alternate functions EVENTOUT and USART3_TX.
52 PC11 bidirectional 5 V tolerant (FT) I/O with alternate functions EVENTOUT, HRTIM1_EEV2 and USART3_RX.
53 PC12 bidirectional 5 V tolerant (FT) I/O with alternate functions EVENTOUT, HRTIM1_EEV1 and USART3_CK.
54 PD2 bidirectional 5 V tolerant (FT) I/O with alternate functions EVENTOUT and TIM3_ETR.
55 PB3 bidirectional 5 V tolerant (FT) I/O with alternate functions JTDO/TRACESWO, TIM2_CH2, TSC_G5_IO1, SPI1_SCK, USART2_TX, TIM3_ETR, HRTIM1_SCOUT, HRTIM1_EEV9 and EVENTOUT.
56 PB4 bidirectional 5 V tolerant (FT) I/O with alternate functions NJTRST, TIM16_CH1, TIM3_CH1, TSC_G5_IO2, SPI1_MISO, USART2_RX, TIM17_BKIN, HRTIM1_EEV7 and EVENTOUT.
57 PB5 bidirectional 5 V tolerant (FT) I/O with alternate functions TIM16_BKIN, TIM3_CH2, I2C1_SMBA, SPI1_MOSI, USART2_CK, TIM17_CH1, HRTIM1_EEV6 and EVENTOUT.
58 PB6 bidirectional 5 V tolerant, FM+ capable (FTf) I/O with alternate functions TIM16_CH1N, TSC_G5_IO3, I2C1_SCL, USART1_TX, HRTIM1_SCIN, HRTIM1_EEV4 and EVENTOUT.
59 PB7 bidirectional 5 V tolerant, FM+ capable (FTf) I/O with alternate functions TIM17_CH1N, TSC_G5_IO4, I2C1_SDA, USART1_RX, TIM3_CH4, HRTIM1_EEV3 and EVENTOUT.
60 BOOT0 input Dedicated BOOT0 input pin that selects the boot configuration (Flash, system memory or SRAM).
61 PB8 bidirectional 5 V tolerant, FM+ capable (FTf) I/O with alternate functions TIM16_CH1, TSC_SYNC, I2C1_SCL, USART3_RX, CAN_RX, TIM1_BKIN, HRTIM1_EEV8 and EVENTOUT.
62 PB9 bidirectional 5 V tolerant, FM+ capable (FTf) I/O with alternate functions TIM17_CH1, I2C1_SDA, IR_OUT, USART3_TX, COMP2_OUT, CAN_TX, HRTIM1_EEV5 and EVENTOUT.
63 VSS power_in Digital ground.
64 VDD power_in Digital power supply (2.0 to 3.6 V).

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-64(10x10)
Category Embedded Processors & Controllers
Pins 64

CAD (KiCad official)

  • Symbol: STM32F334R8T6TR
  • Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
  • 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: stm32f334r8t6tr-etched.step / stm32f334r8t6tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f334r8t6tr.step / stm32f334r8t6tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (125 pp, sha256 4727fd8b6c87c9e0, retrieved 2026-10-10, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF