component
XD555
Public Made by Adomby adom
XINLUDA Timers / Counters, DIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownXD555
XINLUDA · Timers / Counters · DIP-8
XD555 from XINLUDA, in a DIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground pin for the device. |
| 2 | TRIG | input | Start-of-timing input; TRIG below 1/2 CONT sets the output high and opens the discharge path. |
| 3 | OUT | output | High-current timer output signal. |
| 4 | RESET | input | Active-low reset input that forces the output and discharge low. |
| 5 | CONT | input | Controls the comparator thresholds, sets them to 2/3 VDD, and allows a bypass capacitor connection. |
| 6 | THRES | input | End-of-timing input; THRES above CONT sets the output low and the discharge low. |
| 7 | DISCH | output | Open-collector output used to discharge the timing capacitor. |
| 8 | VDD | power_in | Power-supply voltage input; the datasheet specifies single-supply operation from 2 V to 16 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | XINLUDA |
| Package | DIP-8 |
| Category | Clock/Timing |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage (absolute maximum) | VCC | 18 | V | 4 | |||
| Output current (absolute maximum, printed ±100) | IOUT | -100 | 100 | mA | 4 | ||
| Thermal resistance junction to ambient | Rthja | 130 | °C/W | Four-layer PCB; values typical (note 1) | 4 | ||
| Thermal resistance junction to case | Rthjc | 65 | °C/W | Four-layer PCB; values typical (note 1) | 4 | ||
| Junction temperature | Tj | 150 | °C | 4 | |||
| Storage temperature range | Tstg | -50 | 150 | °C | 4 | ||
| ESD Human body model (HBM) | 1000 | V | Human body model (HBM), note 2 | 4 | |||
| ESD Machine model (MM) | 200 | V | Machine model (MM), note 3 | 4 | |||
| ESD Charged device model (CDM) | 750 | V | Charged device model (CDM), note 4 | 4 | |||
| Supply voltage (recommended) | VCC | 2 | 16 | V | 4 | ||
| Output sink current (recommended) | IOUT | 50 | mA | Output sink current | 4 | ||
| Output source current (recommended) | IOUT | 10 | mA | Output source current | 4 | ||
| Working frequency (recommended) | fWork | 1.2 | MHz | 4 | |||
| Operating free air temperature range | Toper | -40 | 85 | °C | 4 | ||
| Supply current (no load, high and low states) | ICC | 120 | 270 | µA | VCC = +5 V; no load, high and low states; Tmin ≤ Tamb ≤ Tmax | 8 | |
| Control voltage level | VCL | 2.8 | 3.3 | 3.9 | V | VCC = +5 V; Tmin ≤ Tamb ≤ Tmax | 8 |
| Discharge saturation voltage | VDIS | 0.2 | 0.35 | V | VCC = +5 V; Idis = 10 mA; Tmin ≤ Tamb ≤ Tmax | 8 | |
| Discharge pin leakage current | IDIS | 1 | 160 | nA | VCC = +5 V, Tamb = +25 °C, reset to VCC | 8 | |
| Low level output voltage | VOL | 0.3 | 0.8 | V | VCC = +5 V; Isink = 8 mA; Tmin ≤ Tamb ≤ Tmax | 8 | |
| High level output voltage | VOH | 4.4 | 4.6 | V | VCC = +5 V; Isource = -2 mA; Tmin ≤ Tamb ≤ Tmax | 8 | |
| Trigger voltage | VTRIG | 1.26 | 1.67 | 2.2 | V | VCC = +5 V; Tmin ≤ Tamb ≤ Tmax | 8 |
| Trigger current | ITRIG | 10 | pA | VCC = +5 V, Tamb = +25 °C, reset to VCC | 8 | ||
| Threshold current | ITH | 10 | pA | VCC = +5 V, Tamb = +25 °C, reset to VCC | 8 | ||
| Reset voltage | VRESET | 0.3 | 1.1 | 2.1 | V | VCC = +5 V; Tmin ≤ Tamb ≤ Tmax | 8 |
| Reset current | IRESET | 10 | pA | VCC = +5 V, Tamb = +25 °C, reset to VCC | 8 | ||
| Timing accuracy (monostable) | 5 | % | VCC = +5 V; R = 10 k, C = 0.1 µF | 9 | |||
| Timing shift with supply voltage variations (monostable) | 1 | %/V | R = 10 k, C = 0.1 µF, VCC = 5 V ± 1 V | 9 | |||
| Timing shift with temperature (monostable) | 5 | 95 | ppm/°C | Tmin ≤ Tamb ≤ Tmax | 9 | ||
| Maximum astable frequency | fmax | 1.8 | MHz | RA = 470 , RB = 200 , C = 200 pF | 9 | ||
| Astable frequency accuracy | 5 | % | RA = RB = 1 k to 100 k, C = 0.1 µF | 9 | |||
| Timing shift with supply voltage variations (astable mode) | 0.9 | %/V | RA = RB = 10 k, C = 0.1 µF, VCC = 5 to 12 V | 9 | |||
| Output rise time | tR | 25 | ns | Cload = 10 pF | 9 | ||
| Output fall time | tF | 20 | Cload = 10 pF | 9 | |||
| Trigger propagation delay | tPD | 100 | 9 | ||||
| Minimum reset pulse width | tRPW | 350 | Vtrig = 5 V | 9 |
CAD (KiCad official)
- Symbol:
XD555 - Footprint:
Package_DIP:DIP-8_W7.62mm - 3D model: DIP-8 (KiCad packages3D, STEP)
- 3D model files:
xd555-etched.step/xd555-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);xd555.step/xd555.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: XINLUDA datasheet (16 pp, sha256
fde2e26f9d6cb995, retrieved 2026-10-16, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).