Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

SN74AHC541PWR

Texas Instruments · Buffer/Driver/Transceiver · TSSOP-20

SN74AHC541PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE1 input Active-low output enable 1. When OE1 is low AND OE2 is low, outputs Y1-Y8 follow inputs A1-A8; if either enable is high, all outputs go to high-impedance (Z).
2 A1 input Channel 1 buffer input. CMOS input, overvoltage tolerant up to 5.5 V regardless of VCC.
3 A2 input Channel 2 buffer input. CMOS input, overvoltage tolerant up to 5.5 V.
4 A3 input Channel 3 buffer input. CMOS input, overvoltage tolerant up to 5.5 V.
5 A4 input Channel 4 buffer input. CMOS input, overvoltage tolerant up to 5.5 V.
6 A5 input Channel 5 buffer input. CMOS input, overvoltage tolerant up to 5.5 V.
7 A6 input Channel 6 buffer input. CMOS input, overvoltage tolerant up to 5.5 V.
8 A7 input Channel 7 buffer input. CMOS input, overvoltage tolerant up to 5.5 V.
9 A8 input Channel 8 buffer input. CMOS input, overvoltage tolerant up to 5.5 V.
10 GND power_in Ground reference (0 V) for the device.
11 Y8 tri_state Channel 8 buffer output (noninverting, 3-state). Drives ±8 mA at VCC=5 V; high-Z when either OE is high.
12 Y7 tri_state Channel 7 buffer output (noninverting, 3-state). Drives ±8 mA at VCC=5 V; high-Z when either OE is high.
13 Y6 tri_state Channel 6 buffer output (noninverting, 3-state). Drives ±8 mA at VCC=5 V; high-Z when either OE is high.
14 Y5 tri_state Channel 5 buffer output (noninverting, 3-state). Drives ±8 mA at VCC=5 V; high-Z when either OE is high.
15 Y4 tri_state Channel 4 buffer output (noninverting, 3-state). Drives ±8 mA at VCC=5 V; high-Z when either OE is high.
16 Y3 tri_state Channel 3 buffer output (noninverting, 3-state). Drives ±8 mA at VCC=5 V; high-Z when either OE is high.
17 Y2 tri_state Channel 2 buffer output (noninverting, 3-state). Drives ±8 mA at VCC=5 V; high-Z when either OE is high.
18 Y1 tri_state Channel 1 buffer output (noninverting, 3-state). Drives ±8 mA at VCC=5 V; high-Z when either OE is high.
19 OE2 input Active-low output enable 2. Must be low along with OE1 for outputs to be active; if high, all outputs go to high-impedance.
20 VCC power_in Positive supply voltage. Recommended operating range 2 V to 5.5 V; absolute maximum 7 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Logic
Pins 20

Ordering variants

Same part, different packaging or reel option.

  • SN74AHC541PWR
  • SN74AHC541PWRDB
  • SN74AHC541PWRDBR
  • SN74AHC541PWRDGV
  • SN74AHC541PWRDGVR
  • SN74AHC541PWRDW
  • SN74AHC541PWRDWR
  • SN74AHC541PWRN
  • SN74AHC541PWRNS
  • SN74AHC541PWRNSR
  • SN74AHC541PWRJ
  • SN74AHC541PWRW
  • SN74AHC541PWRFK

CAD (KiCad official)

  • Symbol: SN74AHC541PWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (42 pp, sha256 a432d1d66dbd0646, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF