component
MCP1804T-C002I
Public Made by Adomby adom
Microchip Tech Linear Voltage Regulators (LDO), SOT-89-3. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownMCP1804T-C002I
Microchip Tech · Linear Voltage Regulators (LDO) · SOT-89-3
MCP1804T-C002I from Microchip Tech, in a SOT-89-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUT | power_out | Regulated voltage output (12V option for C0), connect to the positive side of the load and output capacitor, with 0.1 µF to 1.0 µF of capacitance ensuring stable operation. |
| 2 | GND | power_in | Ground terminal (also connected to the TAB), tie to the negative side of the output and input capacitors; only the 50 to 60 µA typical LDO bias current flows out of this pin. |
| 3 | VIN | power_in | Unregulated supply voltage input, operating range 2.0V to 28.0V, with 0.1 µF to 1.0 µF of capacitance recommended for stable operation. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOT-89-3 |
| Category | Power Supply Chip |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Operating Voltage | VIN | 2 | 28 | V | Note 1 | 3 | |
| Input Quiescent Current | IQ | 60 | 115 | µA | IL = 0 mA, 5.1V ≤ VOUT ≤ 12.0V | 3 | |
| Shutdown Current | ISHDN | 0.01 | 0.1 | µA | SHDN = 0V | 3 | |
| Maximum Output Current | IOUT | 150 | mA | VIN = VR + 3.0V, VOUT ≥ 3.0V | 3 | ||
| Output Voltage Regulation (relative to VR) | VOUT | -2 | 2 | % | IOUT = 10 mA, Note 2 | 3 | |
| Line Regulation | ΔVOUT/(VOUT×ΔVIN) | 0.05 | 0.1 | %/V | (VR + 2V) ≤ VIN ≤ 28V, IOUT = 5 mA | 4 | |
| Line Regulation | ΔVOUT/(VOUT×ΔVIN) | 0.15 | 0.3 | %/V | (VR + 2V) ≤ VIN ≤ 28V, IOUT = 13 mA | 4 | |
| Load Regulation | ΔVOUT/VOUT | 110 | 175 | mV | IL = 1.0 mA to 50 mA, 5.1V ≤ VOUT ≤ 12.0V, Note 4 | 4 | |
| Dropout Voltage | VDROPOUT | 120 | 170 | mV | IL = 20 mA, 10.1V ≤ VR ≤ 18.0V | 4 | |
| Dropout Voltage | VDROPOUT | 650 | 850 | mV | IL = 100 mA, 10.1V ≤ VR ≤ 18.0V | 4 | |
| SHDN High Voltage | VSHDN_H | 1.1 | V | VIN = 28V; max printed as VIN | 4 | ||
| SHDN Low Voltage | VSHDN_L | 0 | 0.35 | V | VIN = 28V | 4 | |
| SHDN Current | ISHDN | -0.1 | 0.1 | µA | VIN = 28V, VSHDN = GND or VIN | 4 | |
| Operating Temperature Range | TA | -40 | 85 | °C | 5 | ||
| Operating Junction Temperature Range | TJ | -40 | 125 | °C | 5 | ||
| Storage Temperature Range | TA | -55 | 125 | °C | 5 | ||
| Input Voltage | VIN | 30 | V | 3 | |||
| Output Current (Peak) | IOUT | 300 | mA | 3 | |||
| SHDN Voltage | VSHDN | -0.3 | 30 | V | (VSS - 0.3V) to +30V | 3 | |
| Output Voltage | VOUT | -0.3 | V | (VSS - 0.3V) to (VIN + 0.3V) | 3 | ||
| Thermal Resistance, Junction to Ambient, 3LD SOT-89 | θJA | 180 | °C/W | EIA/JEDEC JESD51-7, FR-4 0.063 4-Layer Board | 5 | ||
| Thermal Resistance, Junction to Case, 3LD SOT-89 | θJC | 52 | °C/W | EIA/JEDEC JESD51-7, FR-4 0.063 4-Layer Board | 5 | ||
| Current Limiter | ILIMIT | 200 | mA | 3 | |||
| Output Short Circuit Current | IOUT_SC | 40 | mA | 3 | |||
| VOUT Temperature Coefficient | TCVOUT | 100 | ppm/°C | IOUT = 20 mA, -40°C ≤ TA ≤ 85°C, Note 3 (printed ±100) | 3 | ||
| Power Supply Ripple Rejection Ratio | PSRR | 50 | dB | f = 1 kHz, IL = 20 mA, VIN_AC = 0.5V pk-pk, CIN = 0 µF | 5 | ||
| Thermal Shutdown Protection | TSD | 150 | °C | TJ = 150°C | 5 | ||
| Thermal Shutdown Hysteresis | TSD | 25 | °C | 5 |
CAD (KiCad official)
- Symbol:
MCP1804T-C002I - Footprint:
Package_TO_SOT_SMD:SOT-89-3 - 3D model: SOT-89-3 (KiCad packages3D, STEP)
- 3D model files:
mcp1804t-c002i-etched.step/mcp1804t-c002i-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mcp1804t-c002i.step/mcp1804t-c002i.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (36 pp, sha256
f28199ed78f23549, retrieved 2026-10-23, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).