Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

AM26LV32EIDR

Texas Instruments · RS-485 / RS-422 ICs · SOIC-16

AM26LV32EIDR from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1B input Inverting RS-422/RS-485 differential receiver input, sensing down to ±200 mV across a ±7 V common-mode range.
2 1A input Noninverting RS-422/RS-485 differential receiver input, sensing down to ±200 mV across a ±7 V common-mode range.
3 1Y output Logic-level receiver output that is high for VID ≥ 0.2 V and low for VID ≤ −0.2 V, and is high-impedance when the receiver is disabled.
4 G input Active-high receiver enable; a logic high enables the outputs, and the enable inputs accept 5-V logic levels with a 3.3-V supply.
5 2Y output Logic-level receiver output that is high for VID ≥ 0.2 V and low for VID ≤ −0.2 V, and is high-impedance when the receiver is disabled.
6 2A input Noninverting RS-422/RS-485 differential receiver input, sensing down to ±200 mV across a ±7 V common-mode range.
7 2B input Inverting RS-422/RS-485 differential receiver input, sensing down to ±200 mV across a ±7 V common-mode range.
8 GND power_in Network ground; all voltages other than differential input voltage are referenced to this pin.
9 3B input Inverting RS-422/RS-485 differential receiver input, sensing down to ±200 mV across a ±7 V common-mode range.
10 3A input Noninverting RS-422/RS-485 differential receiver input, sensing down to ±200 mV across a ±7 V common-mode range.
11 3Y output Logic-level receiver output that is high for VID ≥ 0.2 V and low for VID ≤ −0.2 V, and is high-impedance when the receiver is disabled.
12 G input Active-low receiver enable; a logic low enables the outputs, and the enable inputs accept 5-V logic levels with a 3.3-V supply.
13 4Y output Logic-level receiver output that is high for VID ≥ 0.2 V and low for VID ≤ −0.2 V, and is high-impedance when the receiver is disabled.
14 4A input Noninverting RS-422/RS-485 differential receiver input, sensing down to ±200 mV across a ±7 V common-mode range.
15 4B input Inverting RS-422/RS-485 differential receiver input, sensing down to ±200 mV across a ±7 V common-mode range.
16 VCC power_in Single 3.3-V supply pin with a recommended operating range of 3 V to 3.6 V; place a 0.1-µF bypass capacitor close to this pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Interface
Pins 16

CAD (KiCad official)

  • Symbol: AM26LV32EIDR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: am26lv32eidr-etched.step / am26lv32eidr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); am26lv32eidr.step / am26lv32eidr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (28 pp, sha256 2e3c8f022c192972, retrieved 2026-10-08, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF