Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ADS1285IRHBR

Texas Instruments · Analog To Digital Converters (ADC) · VQFN-32(5x5)

ADS1285IRHBR from Texas Instruments, in a VQFN-32(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 AIN1P input Analog input, channel 1 positive input.
2 AIN1N input Analog input, channel 1 negative input.
3 AIN2P input Analog input, channel 2 positive input.
4 AIN2N input Analog input, channel 2 negative input.
5 CAPP passive Internal PGA positive capacitor; connect a 10-nF C0G capacitor across CAPP and CAPN.
6 CAPN passive Internal PGA negative capacitor; connect a 10-nF C0G capacitor across CAPP and CAPN.
7 CAPBP passive Internal buffer positive capacitor; connect a 47-nF C0G capacitor to AVSS.
8 CAPBN passive Internal buffer negative capacitor; connect a 47-nF C0G capacitor to AVSS.
9 CAPC passive Internal charge-pump capacitor; connect a 4.7-nF, minimum 10-V rated capacitor to AGND.
10 AVSS power_in PGA negative analog supply; see the Analog Power Supplies section for details.
11 AVDD1 power_in PGA positive analog supply; see the Analog Power Supplies section for details.
12 AVDD2 power_in Modulator analog supply; see the Analog Power Supplies section for details.
13 AGND power_in Analog ground.
14 CAPI passive Internal input bias capacitor; connect a 100-nF ceramic capacitor to AGND.
15 GPIO0 bidirectional General-purpose digital I/O.
16 GPIO1 bidirectional General-purpose digital I/O.
17 CAPD power_out Digital low-dropout regulator (LDO) output; connect a 220-nF ceramic capacitor to DGND.
18 DGND power_in Digital ground.
19 IOVDD power_in Digital I/O power supply; see the IOVDD Power Supply section for details.
20 CLK input ADC clock input.
21 CS input Serial interface select, active low.
22 SCLK input Serial interface clock.
23 DIN input Serial interface data in.
24 DOUT output Serial interface data out.
25 DRDY output Data ready, active low.
26 SYNC input ADC synchronization, active high.
27 RESET input ADC reset, active low.
28 PWDN input ADC power down, active low.
29 REFN input Negative reference input; see the Voltage Reference Input section for details.
30 REFP input Positive reference input; see the Voltage Reference Input section for details.
31 CAPR passive Internal reference bias capacitor; connect a 100-nF ceramic capacitor to AVSS.
32 AVSS power_in PGA negative supply (second AVSS pin on the package).
33 Thermal pad passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-32(5x5)
Category Data Acquisition
Pins 33

CAD (KiCad official)

  • Symbol: ADS1285IRHBR
  • Footprint: Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm
  • 3D model: VQFN-32(5x5) (KiCad packages3D, STEP)
  • 3D model files: ads1285irhbr-etched.step / ads1285irhbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads1285irhbr.step / ads1285irhbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (67 pp, sha256 9a76e990ead8bcb8, retrieved 2026-10-12, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF