Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TTA0501MDX

Shenzhen JingYang · ESD And Surge Protection (TVS/ESD) · SOD-523

TTA0501MDX from Shenzhen JingYang, in a SOD-523. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/O_1 passive I/O_1 is one terminal of the bidirectional TVS, with a nominal reverse working voltage VRWM of 5.0 V, reverse leakage of 0.1 µA maximum at VRWM = 5 V, and parasitic capacitance of 7.5 pF typical (15 pF maximum) to I/O_2 at 0 V and 1 MHz.
2 I/O_2 passive I/O_2 is the other terminal of the bidirectional TVS, protecting one data, control or power line against ESD at ±30 kV (air and contact) per IEC 61000-4-2 and 40 A per IEC 61000-4-4 (5/50 ns), with an operating temperature range of -55 to +125 °C.

Key specifications

Parameter Value
Manufacturer Shenzhen JingYang
Package SOD-523
Category Circuit Protection
Pins 2

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
ESD per IEC 61000-4-2 (Air) VESD -30 30 kV ESD per IEC 61000-4-2 (Air) 2
ESD per IEC 61000-4-2 (Contact) VESD -30 30 kV ESD per IEC 61000-4-2 (Contact) 2
Operating Temperature TOPT -55 125 C 2
Storage Temperature TSTG -55 150 C 2
Reverse Leakage Current @ VRWM IR 0.1 μA VRWM = 5V, T = 25C; Between I/O_1 and I/O_2 2
Reverse Breakdown Voltage @ IT VBR 5.5 V IT = 1mA; Between I/O_1 and I/O_2 2
Clamping Voltage @ IPP = 1A VC 10 V IPP = 1A, tp = 8/20μs; Between I/O_1 and I/O_2 2
Clamping Voltage @ IPP = 5A VC 15.5 V IPP = 5A, tp = 8/20μs; Between I/O_1 and I/O_2 2
Parasitic Capacitance CESD 7.5 15 pF VR = 0V, f = 1MHz; Between I/O_1 and I/O_2 2
Nominal Reverse Working Voltage VRWM 5 V 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
housing polyester resin. The cover tape is a multilayer film(heat activated adhesive in nature)primarily composed of polyester film, 4

CAD (KiCad official)

  • Symbol: TTA0501MDX
  • Footprint: Diode_SMD:D_SOD-523
  • 3D model: SOD-523 (KiCad packages3D, STEP)
  • 3D model files: tta0501mdx-etched.step / tta0501mdx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tta0501mdx.step / tta0501mdx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Shenzhen JingYang datasheet (5 pp, sha256 d3ac3ff2cf5350f9, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF