DAC08CSZ from Analog Devices, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	VLC	input	Logic threshold control pin; ground for TTL/DTL, VTH is nominally 1.4 V above VLC, and the pin sources 100 µA typical.
2	IOUT (complement)	output	Complementary current-sink output where IO + IO-bar = IFS; connect to ground or a point able to source IFS if unused, and do not leave it open.
3	V-	power_in	Negative power supply, with a total supply of 9 V to 36 V and ±4.5 V to ±18 V operation.
4	IOUT	output	True current-sink output that increases with the binary input code, with compliance of −10 V to +18 V; do not leave it open if unused.
5	B1 (MSB)	input	Digital input bit 1, the most significant bit, with a logic threshold set by VLC.
6	B2	input	Digital input bit 2, with a logic threshold set by VLC.
7	B3	input	Digital input bit 3, with a logic threshold set by VLC.
8	B4	input	Digital input bit 4, with a logic threshold set by VLC.
9	B5	input	Digital input bit 5, with a logic threshold set by VLC.
10	B6	input	Digital input bit 6, with a logic threshold set by VLC.
11	B7	input	Digital input bit 7, with a logic threshold set by VLC.
12	B8 (LSB)	input	Digital input bit 8, the least significant bit, with a logic threshold set by VLC.
13	V+	power_in	Positive power supply, with a total supply of 9 V to 36 V and ±4.5 V to ±18 V operation.
14	VREF (+)	power_in	Reference amplifier non-inverting input; the reference current IREF = I14 flows in through R14, with a recommended range of 0.2 mA to 4.0 mA and an absolute maximum of 5.0 mA.
15	VREF (-)	power_in	Reference amplifier inverting input; connect R15 (nominally equal to R14) for bias current cancellation, and a negative reference may be applied here.
16	COMP	passive	Reference amplifier compensation; connect a capacitor to V-, with 0.01 µF for a fixed reference and CC (pF) to R14 (kΩ) ratio of 15 for multiplying use.

Key specifications

Parameter	Value
Manufacturer	Analog Devices
Package	SOIC-16
Category	Data Converters
Pins	16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter	Symbol	Min	Typ	Max	Unit	Conditions	Page
Nonlinearity	NL	-0.39		0.39	%FS		3
Settling time	tS		85	150	ns	To ±1/2 LSB, all bits switched on or off, TA = 25°C	3
Propagation delay each bit	tPLH		35	60	ns	TA = 25°C	3
Propagation delay all bits switched	tPHL		35	60	ns		3
Full-scale tempco	TCIFS	-80	10	80	ppm/°C		3
Output voltage compliance	VOC	-10		18	V	Full-scale current change <1/2 LSB, ROUT > 20 MΩ typ	3
Full range current	IFR4	1.94	1.99	2.04	mA	VREF = 10.000 V R14, R15 = 5.000 kΩ TA = 25°C	3
Full range symmetry	IFRS	-16	2	16	µA	IFR4 − IFR2	3
Zero-scale current	IZS		0.2	4	µA		3
Output current range 1	IOR1	2.1			mA	R14, R15 = 5.000 kΩ	3
Output current range 2	IOR2	4.2			mA	VREF = +25.0 V, V− = −12 V	3
Logic 0 input level	VIL			0.8	V	VLC = 0 V	3
Logic 1 input level	VIL	2			V		3
Logic 0 input current	IIL	-10	-2		µA	VIN = −10 V to +0.8 V	3
Logic 1 input current	IIH		0.002	10	µA	VIN = 2.0 V to 18 V	3
Logic input swing	VIS	-10		18	V	V− = −15 V	3
Logic threshold range	VTHR	-10		13.5	V	VS = ±15 V	3
Reference bias current	I15	-3	-1		µA		3
Reference input slew rate	dI/dt		4	8	mA/µs	REQ = 200 Ω, RL = 100 Ω, CC = 0 pF. See Figure 7.	3
Power supply sensitivity positive	PSSIFS+	-0.01	0.0003	0.01	%∆IO/%∆V+	V+ = 4.5 V to 18 V	4
Power supply sensitivity negative	PSSIFS-	-0.01	0.002	0.01	%∆IO/%∆V−	V− = −4.5 V to −18 V, IREF = 1.0 mA	4
Positive power supply current	I+		2.3	3.8	mA	VS = ±5 V, IREF = 1.0 mA	4
Negative power supply current	I−	-5.8	-4.3		mA	VS = ±5 V, IREF = 1.0 mA	4
Positive power supply current	I+		2.5	3.8	mA	VS = ±15 V, IREF = 2.0 mA	4
Negative power supply current	I−	-7.8	-6.5		mA	VS = ±15 V, IREF = 2.0 mA	4
Power dissipation	PD		33	48	mW	±5 V, IREF = 1.0 mA	4
Power dissipation	PD		108	136	mW	±15 V, IREF = 2.0 mA	4
Operating temperature range DAC08CS	TA	-40		85	°C	DAC08CP, DAC08CS	5
Junction temperature	TJ	-65		150	°C		5
Lead temperature soldering				300	°C	60 sec	5
V+ supply to V− supply				36	V		5
Reference input differential voltage	V14 to V15	-18		18	V		5
Reference input current	I14			5	mA		5
Analog current outputs				4.25	mA	at VS− = 15 V	5
Thermal resistance junction-to-ambient 16-lead SOIC	θJA			111	°C/W	device soldered to printed circuit board	5
Thermal resistance junction-to-case 16-lead SOIC	θJC			35	°C/W		5

CAD (KiCad official)

Symbol: DAC08CSZ
Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
3D model: SOIC-16 (KiCad packages3D, STEP)
3D model files: dac08csz-etched.step / dac08csz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac08csz.step / dac08csz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Analog Devices datasheet (21 pp, sha256 d5811464c0707748, retrieved 2026-11-09, tier: manufacturer)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

DAC08CSZ

Verified DAC08CSZ

Verification log 1 record

3D Model

Symbol & Footprint

Schematic Symbol

PCB Footprint

Datasheet

README