component
TPS36BA38ACADDFRQ1
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, TSOT-23-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPS36BA38ACADDFRQ1
Texas Instruments · Supervisor And Reset ICs · TSOT-23-8
TPS36BA38ACADDFRQ1 from Texas Instruments, in a TSOT-23-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | SET0 | input | Logic input for watchdog window ratio selection; in combination with SET1 determines the open-window-to-close-window ratio; state sampled at power-up or after RESET event. |
| 2 | CWD | input | Programmable watchdog timeout input; connect external capacitor (1.5 nF to 1000 nF) between this pin and GND to set close-window timer using internal current source calibration. |
| 3 | CRST | input | Programmable reset timeout pin; connect external capacitor (1.5 nF to 1800 nF) between this pin and GND to program RESET output assertion delay time. |
| 4 | GND | power_in | Ground pin providing 0 V reference potential; recommend 0.1 µF bypass capacitor connection to VDD. |
| 5 | SET1 | input | Logic input for watchdog configuration; in combination with SET0 selects open-window ratio; state sampled at power-up or after RESET event. |
| 6 | WDI | input | Watchdog input; falling edge transition required during open-window period (tWO) to prevent RESET assertion; early fault if edge detected during close-window period (tWC). |
| 7 | RESET | output | Reset output, open-drain configuration; asserted active-low for 25 ms (programmed) when VDD falls below 2.90 V threshold or watchdog error occurs; requires external pull-up resistor to VDD. |
| 8 | VDD | power_in | Supply voltage pin; operating range 0.9 V to 6.0 V with quiescent current 250 nA typical; 0.1 µF bypass capacitor to GND recommended. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSOT-23-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
TPS36BA38ACADDFRQ1 - Footprint:
Package_TO_SOT_SMD:TSOT-23-8 - 3D model: TSOT-23-8 (KiCad packages3D, STEP)
- 3D model files:
tps36ba38acaddfrq1-etched.step/tps36ba38acaddfrq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps36ba38acaddfrq1.step/tps36ba38acaddfrq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (39 pp, sha256
c1db8567737005b3, retrieved 2026-10-07, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).