Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

XRA1200PIG16TR-F

MaxLinear · I/O Expanders · TSSOP-16

XRA1200PIG16TR-F from MaxLinear, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input I2C slave address select input; see Table 1 for the address map (tie to GND, VCC, SCL or SDA).
2 A1 input I2C slave address select input; see Table 1 for the address map (tie to GND, VCC, SCL or SDA).
3 A2 input I2C slave address select input; see Table 1 for the address map (tie to GND, VCC, SCL or SDA).
4 P0 bidirectional General purpose I/O P0, configured as an input at power-up or reset, with the internal pull-up enabled on the XRA1200P.
5 P1 bidirectional General purpose I/O P1, configured as an input at power-up or reset, with the internal pull-up enabled on the XRA1200P.
6 P2 bidirectional General purpose I/O P2, configured as an input at power-up or reset, with the internal pull-up enabled on the XRA1200P.
7 P3 bidirectional General purpose I/O P3, configured as an input at power-up or reset, with the internal pull-up enabled on the XRA1200P.
8 GND power_in Power supply common, ground.
9 P4 bidirectional General purpose I/O P4, configured as an input at power-up or reset, with the internal pull-up enabled on the XRA1200P.
10 P5 bidirectional General purpose I/O P5, configured as an input at power-up or reset, with the internal pull-up enabled on the XRA1200P.
11 P6 bidirectional General purpose I/O P6, configured as an input at power-up or reset, with the internal pull-up enabled on the XRA1200P.
12 P7 bidirectional General purpose I/O P7, configured as an input at power-up or reset, with the internal pull-up enabled on the XRA1200P.
13 IRQ# output Interrupt output (open-drain, active LOW).
14 SCL input I2C-bus serial input clock.
15 SDA bidirectional I2C-bus data input/output (open-drain).
16 VCC power_in 1.65V to 3.6V VCC supply voltage.

Key specifications

Parameter Value
Manufacturer MaxLinear
Package TSSOP-16
Category Interface ICs
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Power supply voltage VCC 3.6 V 10
Supply current 160 mA 10
Ground current 200 mA 10
External current limit of each GPIO 25 mA 10
Total current limit for GPIO[7:0] 100 mA 10
Total supply current sourced by all GPIOs 160 mA 10
Operating Temperature -40 85 °C 10
Storage Temperature -65 150 °C 10
Power Dissipation 200 mW 10
Thermal resistance junction-ambient (16-TSSOP) theta-ja 105 °C/W Typical, margin of error ±15% 10
Thermal resistance junction-case (16-TSSOP) theta-jc 20 °C/W Typical, margin of error ±15% 10
Operating voltage VCC 1.65 3.6 V 1
Operating temperature range TA -40 85 °C 2
Input Low Voltage (I2C SDA, SCL) VIL -0.3 V Note 1; max 0.3VCC for all three columns 11
Input Low Voltage (GPIOs, A0-A2), 1.8V ±10% VIL -0.3 0.2 V Note 2; 1.8V ±10% 11
Input Low Voltage (GPIOs, A0-A2), 2.5V ±10% VIL -0.3 0.5 V Note 2; 2.5V ±10% 11
Input Low Voltage (GPIOs, A0-A2), 3.3V ±10% VIL -0.3 0.8 V Note 2; 3.3V ±10% 11
Input High Voltage (I2C SDA, SCL), 1.8V ±10% VIH 1.3 V Note 1; 1.8V ±10%; max VCC 11
Input High Voltage (I2C SDA, SCL), 2.5V ±10% VIH 1.8 V Note 1; 2.5V ±10%; max VCC 11
Input High Voltage (I2C SDA, SCL), 3.3V ±10% VIH 2.3 V Note 1; 3.3V ±10%; max VCC 11
Input High Voltage (GPIOs, A0-A2), 1.8V ±10% VIH 1.4 5.5 V Note 2; 1.8V ±10% 11
Input High Voltage (GPIOs, A0-A2), 2.5V ±10% VIH 1.8 5.5 V Note 2; 2.5V ±10% 11
Input High Voltage (GPIOs, A0-A2), 3.3V ±10% VIH 2 5.5 V Note 2; 3.3V ±10% 11
Output Low Voltage (SDA) VOL 0.4 V IOL = 3 mA; Note 3; all three columns 11
Output Low Voltage (GPIOs) VOL 0.5 V IOL = 8 mA; Note 4; all three columns 11
Output Low Voltage (IRQ#), 1.8V ±10% VOL 0.4 V IOL = 6 mA; Note 5; 1.8V ±10% 11
Output Low Voltage (IRQ#), 2.5V ±10% VOL 0.4 V IOL = 4 mA; Note 5; 2.5V ±10% 11
Output Low Voltage (IRQ#), 3.3V ±10% VOL 0.4 V IOL = 1.5 mA; Note 5; 3.3V ±10% 11
Output High Voltage (GPIOs), 1.8V ±10% VOH 1.2 V IOH = -8 mA; Note 4; 1.8V ±10% 11
Output High Voltage (GPIOs), 2.5V ±10% VOH 1.8 V IOH = -8 mA; Note 4; 2.5V ±10% 11
Output High Voltage (GPIOs), 3.3V ±10% VOH 2.6 V IOH = -8 mA; Note 4; 3.3V ±10% 11
Input Low Leakage Current IIL -10 10 uA all three columns 11
Input High Leakage Current IIH -10 10 uA all three columns 11
Power Supply Current, 1.8V ±10% ICC 50 uA Test 1; 1.8V ±10% 11
Power Supply Current, 2.5V ±10% ICC 100 uA Test 1; 2.5V ±10% 11
Power Supply Current, 3.3V ±10% ICC 200 uA Test 1; 3.3V ±10% 11
Power Supply Current, 1.8V ±10% ICC 150 uA Test 2; 1.8V ±10% 11
Power Supply Current, 2.5V ±10% ICC 250 uA Test 2; 2.5V ±10% 11
Power Supply Current, 3.3V ±10% ICC 500 uA Test 2; 3.3V ±10% 11
Standby Current, 1.8V ±10% ICCS 1 uA Test 3; 1.8V ±10% 11
Standby Current, 2.5V ±10% ICCS 2 uA Test 3; 2.5V ±10% 11
Standby Current, 3.3V ±10% ICCS 5 uA Test 3; 3.3V ±10% 11
Input Pin Capacitance CIN 5 pF all three columns 11
GPIO pull-up resistance RGPIO 60 100 140 kΩ 100kΩ ± 40%; all three columns 11
Operating frequency, standard mode fSCL 0 100 kHz Standard mode 12
Operating frequency, fast mode fSCL 0 400 kHz Fast mode 12
Bus free time between STOP and START TBUF 1.3 µs Fast mode (standard mode min 4.7) 12
START condition hold time THD;STA 0.6 µs Fast mode (standard mode min 4.0) 12
START condition setup time TSU;STA 0.6 µs Fast mode (standard mode min 4.7) 12
Data setup time TSU;DAT 150 ns Fast mode (standard mode min 250) 12
Clock LOW period TLOW 1.3 µs Fast mode (standard mode min 4.7) 12
Clock HIGH period THIGH 0.6 µs Fast mode (standard mode min 4.0) 12
Clock/data fall time TF 300 ns Fast and standard mode 12
Clock/data rise time TR 300 ns Fast mode (standard mode max 1000) 12
Pulse width of spikes tolerance TSP 50 ns Fast and standard mode 12
I2C-bus GPIO output valid TD1 0.2 µs Fast and standard mode 12

CAD (KiCad official)

  • Symbol: XRA1200PIG16TR-F
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: xra1200pig16tr-f-etched.step / xra1200pig16tr-f-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); xra1200pig16tr-f.step / xra1200pig16tr-f.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: MaxLinear datasheet (16 pp, sha256 1e65aeb45ae1c889, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF