component

TVP5150AM1IPBSQ1

Public Made by Adom

by adom

Texas Instruments Video Interface ICs, TQFP-32(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterfacetvp5150am1ipbsq1factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TVP5150AM1IPBSQ1

Texas Instruments · Video Interface ICs · TQFP-32(5x5)

TVP5150AM1IPBSQ1 from Texas Instruments, in a TQFP-32(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 AIP1A input Analog video input, ac-coupled through 0.1 µF with a maximum input range of 0-0.75 VPP (an attenuator may be needed); connect to AGND via 0.1 µF if unused.
2 AIP1B input Analog video input, ac-coupled through 0.1 µF with a maximum input range of 0-0.75 VPP (an attenuator may be needed); connect to AGND via 0.1 µF if unused.
3 PLL_AGND power_in PLL ground; connect to analog ground.
4 PLL_AVDD power_in PLL supply; connect to the 1.8-V analog supply.
5 XTAL1/OSC input External clock reference input for the single crystal or oscillator clock.
6 XTAL2 output External clock reference output; not connected when XTAL1 is driven by an external single-ended oscillator.
7 AGND power_in Substrate; connect to analog ground.
8 RESETB input Active-low reset, usable only when PDN = 1; when pulled low it resets all registers and restarts the internal microprocessor.
9 SCLK output System clock output at 2x the pixel clock frequency.
10 IO_DVDD power_in Digital output supply; connect to the 3.3-V digital supply.
11 YOUT7/I2CSEL bidirectional YOUT7 is the MSB of the ITU-R BT.656 / YCbCr 4:2:2 output; during reset it selects the I2C address (1 = BAh, 0 = B8h) and needs a >1 kΩ pullup or pulldown, and must not be tied directly to ground or IO_DVDD.
12 YOUT6 output ITU-R BT.656 / YCbCr 4:2:2 video output bit 6 (with discrete syncs).
13 YOUT5 output ITU-R BT.656 / YCbCr 4:2:2 video output bit 5 (with discrete syncs).
14 YOUT4 output ITU-R BT.656 / YCbCr 4:2:2 video output bit 4 (with discrete syncs).
15 YOUT3 output ITU-R BT.656 / YCbCr 4:2:2 video output bit 3 (with discrete syncs).
16 YOUT2 output ITU-R BT.656 / YCbCr 4:2:2 video output bit 2 (with discrete syncs).
17 YOUT1 output ITU-R BT.656 / YCbCr 4:2:2 video output bit 1 (with discrete syncs).
18 YOUT0 output ITU-R BT.656 / YCbCr 4:2:2 video output bit 0 (with discrete syncs).
19 DGND power_in Digital ground.
20 DVDD power_in Digital supply; connect to the 1.8-V digital supply.
21 SCL bidirectional I2C serial clock, open-drain input/output.
22 SDA bidirectional I2C serial data, open-drain input/output.
23 FID/GLCO output Field ID output (1 = odd field) or vertical lock indicator; alternatively GLCO serial color PLL output at the SCLK rate in Genlock mode (SCLK/4 in RTC mode).
24 VSYNC/PALI output Vertical synchronization output; alternatively PAL line indicator (1 = noninverted, 0 = inverted line) or horizontal lock indicator.
25 HSYNC output Horizontal synchronization signal output.
26 AVID output Active video indicator, high during horizontal active time; toggling during vertical blanking is controlled by bit 2 of register 12h.
27 INTREQ/GPCL/VBLK output Multiplexed output selectable as interrupt request, general-purpose control logic output, or vertical blanking output; must never be left floating and needs an external pullup or pulldown under certain conditions.
28 PDN input Active-low power-down input that puts the decoder in standby while preserving register values.
29 REFP output ADC reference positive output; connect to analog ground through a 1-µF capacitor.
30 REFM output ADC reference negative output; connect to analog ground through a 1-µF capacitor and directly to REFP through a 1-µF capacitor.
31 CH_AGND power_in Analog ground for the channel section; connect to analog ground.
32 CH_AVDD power_in Analog supply; connect to the 1.8-V analog supply.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TQFP-32(5x5)
Category Interface
Pins 32

CAD (KiCad official)

  • Symbol: TVP5150AM1IPBSQ1
  • Footprint: Package_QFP:TQFP-32_5x5mm_P0.5mm
  • 3D model: TQFP-32(5x5), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.1 mm nominal TQFP height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: tvp5150am1ipbsq1-etched.step / tvp5150am1ipbsq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tvp5150am1ipbsq1.step / tvp5150am1ipbsq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (87 pp, sha256 0d57650c898dc79c, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF