component

74HC192M

Public Made by Adom

by adom

HGSEMI Counters, Dividers, SOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogic74hc192mfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

74HC192M

HGSEMI · Counters, Dividers · SOP-16

74HC192M from HGSEMI, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 D1 input Data input D1 for parallel load operation; loaded into counter when PL is LOW.
2 Q1 output Flip-flop output Q1; changes state synchronously with clock transitions.
3 Q0 output Flip-flop output Q0; changes state synchronously with clock transitions.
4 CPD input Count down clock input; LOW-to-HIGH edge triggered; device counts down when pulsed while CPU is held HIGH.
5 CPU input Count up clock input; LOW-to-HIGH edge triggered; device counts up when pulsed while CPD is held HIGH.
6 Q2 output Flip-flop output Q2; changes state synchronously with clock transitions.
7 Q3 output Flip-flop output Q3; changes state synchronously with clock transitions.
8 GND power_in Ground connection providing 0 V reference for device operation.
9 D3 input Data input D3 for parallel load operation; loaded into counter when PL is LOW.
10 D2 input Data input D2 for parallel load operation; loaded into counter when PL is LOW.
11 PL input Asynchronous parallel load input (active LOW); loads data from D0-D3 into outputs when LOW.
12 TCU output Terminal count up (carry) output (active LOW); goes LOW when circuit reaches count of 9 and CPU transitions HIGH-to-LOW.
13 TCD output Terminal count down (borrow) output (active LOW); goes LOW when circuit is in zero state and CPD transitions HIGH-to-LOW.
14 MR input Asynchronous master reset input (active HIGH); resets all outputs Q0-Q3 to LOW and disables parallel load gates.
15 D0 input Data input D0 for parallel load operation; loaded into counter when PL is LOW.
16 VCC power_in Positive supply voltage required for device operation.

Key specifications

Parameter Value
Manufacturer HGSEMI
Package SOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: 74HC192M
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOP-16 (KiCad packages3D, STEP)
  • 3D model files: 74hc192m-etched.step / 74hc192m-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc192m.step / 74hc192m.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HGSEMI datasheet (17 pp, sha256 b409d70f691f4480, retrieved 2026-09-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF