component

DS90UR241IVSX

Public Made by Adom

by adom

Texas Instruments Serializers, Deserializers, TQFP-48(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterfaceds90ur241ivsxfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

DS90UR241IVSX

Texas Instruments · Serializers, Deserializers · TQFP-48(7x7)

DS90UR241IVSX from Texas Instruments, in a TQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DIN[20] input Serializer parallel LVCMOS data input bit 20; tie low if unused, never leave floating.
2 DIN[21] input Serializer parallel LVCMOS data input bit 21; tie low if unused, never leave floating.
3 DIN[22] input Serializer parallel LVCMOS data input bit 22; tie low if unused, never leave floating.
4 DIN[23] input Serializer parallel LVCMOS data input bit 23; tie low if unused, never leave floating.
5 RES0 input Reserved pin; must be connected to low.
6 VSS power_in Digital ground for serializer logic.
7 VDD power_in Digital supply for serializer logic; 3.0 V to 3.6 V recommended operating range.
8 RES0 input Reserved pin; must be connected to low.
9 TPWDNB input Transmitter power-down: high enables the transmitter; low puts it in sleep mode with DOUT± tri-stated and the PLL shut down.
10 TCLK input Transmitter parallel clock input, nominal 5 MHz to 43 MHz; DIN data is strobed on the edge selected by TRFB.
11 TRFB input Transmitter clock edge select: high strobes data on the rising TCLK edge, low on the falling edge.
12 RAOFF input Random generator control: high selects DS90C124 backward-compatible mode (LFSR disabled); low enables the extra randomization (default).
13 RES0 input Reserved pin; must be connected to low.
14 VDD power_in Analog supply for the PLL; 3.0 V to 3.6 V recommended operating range.
15 VSS power_in Analog ground for the PLL.
16 VDD power_in Analog supply for the VCO; 3.0 V to 3.6 V recommended operating range.
17 VSS power_in Analog ground for the VCO.
18 DEN input Transmitter data enable: high enables the LVDS driver outputs; low tri-states DOUT± while the PLL stays locked to TCLK.
19 DOUT- output Transmitter LVDS inverting output; drive a 100 Ω load and AC-couple through 100 nF.
20 DOUT+ output Transmitter LVDS true output; drive a 100 Ω load and AC-couple through 100 nF.
21 VSS power_in Analog ground for the LVDS output driver.
22 VDD power_in Analog supply for the LVDS output driver; 3.0 V to 3.6 V recommended operating range.
23 PRE input Pre-emphasis level select: leave unconnected to disable pre-emphasis; an external resistor RPRE to VSS (minimum 6 kΩ) enables it, with IMAX = 48/RPRE.
24 VODSEL input LVDS VOD select: low gives ±500 mV (RL = 100 Ω, normal applications); high gives ±900 mV for long cables.
25 DIN[0] input Serializer parallel LVCMOS data input bit 0; tie low if unused, never leave floating.
26 DIN[1] input Serializer parallel LVCMOS data input bit 1; tie low if unused, never leave floating.
27 DIN[2] input Serializer parallel LVCMOS data input bit 2; tie low if unused, never leave floating.
28 DIN[3] input Serializer parallel LVCMOS data input bit 3; tie low if unused, never leave floating.
29 DIN[4] input Serializer parallel LVCMOS data input bit 4; tie low if unused, never leave floating.
30 VDD power_in Digital supply for serializer; 3.0 V to 3.6 V recommended operating range.
31 VSS power_in Digital ground for serializer.
32 DIN[5] input Serializer parallel LVCMOS data input bit 5; tie low if unused, never leave floating.
33 DIN[6] input Serializer parallel LVCMOS data input bit 6; tie low if unused, never leave floating.
34 DIN[7] input Serializer parallel LVCMOS data input bit 7; tie low if unused, never leave floating.
35 DIN[8] input Serializer parallel LVCMOS data input bit 8; tie low if unused, never leave floating.
36 DIN[9] input Serializer parallel LVCMOS data input bit 9; tie low if unused, never leave floating.
37 DIN[10] input Serializer parallel LVCMOS data input bit 10; tie low if unused, never leave floating.
38 DIN[11] input Serializer parallel LVCMOS data input bit 11; tie low if unused, never leave floating.
39 DIN[12] input Serializer parallel LVCMOS data input bit 12; tie low if unused, never leave floating.
40 DIN[13] input Serializer parallel LVCMOS data input bit 13; tie low if unused, never leave floating.
41 DIN[14] input Serializer parallel LVCMOS data input bit 14; tie low if unused, never leave floating.
42 VDD power_in Digital supply for serializer input; 3.0 V to 3.6 V recommended operating range.
43 VSS power_in Digital ground for serializer input.
44 DIN[15] input Serializer parallel LVCMOS data input bit 15; tie low if unused, never leave floating.
45 DIN[16] input Serializer parallel LVCMOS data input bit 16; tie low if unused, never leave floating.
46 DIN[17] input Serializer parallel LVCMOS data input bit 17; tie low if unused, never leave floating.
47 DIN[18] input Serializer parallel LVCMOS data input bit 18; tie low if unused, never leave floating.
48 DIN[19] input Serializer parallel LVCMOS data input bit 19; tie low if unused, never leave floating.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TQFP-48(7x7)
Category Interface
Pins 48

CAD (KiCad official)

  • Symbol: DS90UR241IVSX
  • Footprint: Package_QFP:TQFP-48_7x7mm_P0.5mm
  • 3D model: TQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: ds90ur241ivsx-etched.step / ds90ur241ivsx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ds90ur241ivsx.step / ds90ur241ivsx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (45 pp, sha256 2c3e737f4c06180d, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF