Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ADS8904BRGET

Texas Instruments · Analog To Digital Converters (ADC) · VQFN-24-EP(4x4)

ADS8904BRGET from Texas Instruments, in a VQFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CONVST input Conversion start input; a CONVST rising edge moves the device from the ACQ state to the CNV state.
2 RST input Asynchronous active-low reset; a low pulse on RST returns all configuration registers to their default values.
3 REFIN passive Reference voltage input; VREF ranges from 2.5 V up to RVDD - 0.3 V per the recommended operating conditions.
4 REFM passive Reference ground potential for the reference input.
5 REFBUFOUT passive Internal reference buffer output or external reference input; short pin 5 to pin 7.
6 NC unconnected No connection; float this pin.
7 REFBUFOUT passive Internal reference buffer output or external reference input; short pin 7 to pin 5.
8 REFM passive Reference ground potential, second REFM pin.
9 AINP passive Positive analog input of the fully differential analog input.
10 AINM passive Negative analog input of the fully differential analog input.
11 GND power_in Ground.
12 RVDD power_in Analog power supply; 3 V minimum, 5 V nominal, 5.5 V maximum per the recommended operating conditions.
13 DECAP power_out Decoupling capacitor connection for the internal power supply; short pin 13 to pin 14.
14 DECAP power_out Decoupling capacitor connection for the internal power supply; short pin 14 to pin 13.
15 GND power_in Ground.
16 DVDD power_in Interface digital supply; 1.65 V to 5.5 V operating range per the recommended operating conditions.
17 SDO-3 output Serial communication data output 3; goes Hi-Z when CS is high.
18 SDO-2 output Serial communication data output 2; goes Hi-Z when CS is high.
19 SDO-1 output Serial communication data output 1; goes Hi-Z when CS is high.
20 SDO-0 output Serial communication data output 0; goes Hi-Z when CS is high.
21 RVS output Multifunction output; with CS high it reflects the internal ADCST status, and with CS low its behavior depends on the output protocol.
22 SDI input Serial data input used to feed data or commands into the device.
23 SCLK input Clock input for the serial interface; all system-synchronous transfers are timed to SCLK.
24 CS input Active-low chip select; the device takes control of the data bus when CS is low.
25 Thermal Pad passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-24-EP(4x4)
Category Data Acquisition
Pins 25

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Analog supply voltage (RVDD to AGND) RVDD 3 5 5.5 V 6
Digital supply voltage operating (DVDD to AGND) DVDD 1.65 3 5.5 V Operating 6
Digital supply voltage specified throughput (DVDD to AGND) DVDD 2.35 3 5.5 V Specified throughput 6
Specified free-air operating temperature TA -40 25 125 °C 6
External series resistor RESR 0 1 1.3 Ω 6
External ceramic decoupling capacitor CREFBUF 10 22 µF 6
RVDD to GND -0.3 7 V 6
DVDD to GND -0.3 7 V 6
REFM to GND -0.1 0.1 V 6
Analog input (AINP, AINM) to RVDD and GND -130 130 mA 6
Operating free-air temperature TA -40 125 °C 6
Storage temperature Tstg -65 150 °C 6
Junction-to-ambient thermal resistance RθJA 31.9 °C/W RGE (VQFN) 24 pins 6
Junction-to-case (top) thermal resistance RθJC(top) 29.9 °C/W RGE (VQFN) 24 pins 6
Junction-to-board thermal resistance RθJB 8.9 °C/W RGE (VQFN) 24 pins 6
Junction-to-case (bottom) thermal resistance RθJC(bot) 2 °C/W RGE (VQFN) 24 pins 7
Integral nonlinearity TA = 0°C to +60°C INL -2 1 2 ppm TA = 0°C to +60°C 8
Integral nonlinearity TA = -40°C to +85°C INL -2.75 1 2.75 ppm TA = -40°C to +85°C 8
Integral nonlinearity TA = -40°C to +125°C INL -3.75 1 3.75 ppm TA = -40°C to +125°C 8
Differential nonlinearity DNL -0.5 0.2 0.5 ppm 8
Input offset error TA = 25°C E(IO) -11.5 3 11.5 ppm TA = 25°C 8
Input offset error TA = -40°C to +125°C E(IO) -60 10 60 ppm TA = -40°C to +125°C 8
Gain error GE -0.03 0.005 0.03 %FSR EN_MARG = 0b 8
Reference buffer offset voltage (VREFBUFOUT, VREF) V(RO) -250 250 µV With EN_MARG = 0b, TA = 25°C 8
Margining range -4.5 4.5 mV With EN_MARG = 1b 8
Reference input current IREF 0.1 1 µA VREF = 5 V 8
Common-mode rejection ratio CMRR 80 dB dc to 20 kHz 8
First output code deviation for burst-mode data acquisition -3 3 TNS See Section 6.3.2 8
Input absolute voltage (AINP and AINM to REFM) VIN 0 V AINP and AINM to REFM; maximum is VREF 8
Signal-to-noise + distortion SINAD 101.8 103.9 dB fIN = 2 kHz, TA = -40°C to +85°C 9
Signal-to-noise + distortion SINAD 101.3 103.9 dB fIN = 2 kHz, TA = -40°C to +125°C 9
Signal-to-noise ratio SNR 102 104.5 dB fIN = 2 kHz, TA = -40°C to +85°C 9
Signal-to-noise ratio SNR 101.5 104.5 dB fIN = 2 kHz, TA = -40°C to +125°C 9
Input current (digital inputs) 0.01 0.1 µA 9
Analog supply current ADS8900B IRVDD 4.2 5.8 mA ADS8900B at RVDD = 5 V, 1-MSPS 9
Power dissipation ADS8900B PRVDD 21 29 mW ADS8900B at RVDD = 5 V, 1-MSPS 9
Sampling frequency ADS8900B fcycle 1000 kHz ADS8900B 10
Conversion time ADS8900B tconv 600 670 ns ADS8900B 11

CAD (KiCad official)

  • Symbol: ADS8904BRGET
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.6x2.6mm
  • 3D model: VQFN-24-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: ads8904brget-etched.step / ads8904brget-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads8904brget.step / ads8904brget.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (79 pp, sha256 d29e80d65a5d0f64, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF