Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ATMEGA1280V-8AUR

Microchip Tech · Microcontrollers (MCU/MPU/SOC) · TQFP-100(14x14)

ATMEGA1280V-8AUR from Microchip Tech, in a TQFP-100(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PG5 bidirectional Port G bit 5 I/O with internal pull-up; alternate function OC0B (Timer/Counter0 Output Compare B / PWM).
2 PE0 bidirectional Port E bit 0 I/O with internal pull-up; alternate functions RXD0 (USART0 receive) and PCINT8.
3 PE1 bidirectional Port E bit 1 I/O with internal pull-up; alternate function TXD0 (USART0 transmit).
4 PE2 bidirectional Port E bit 2 I/O with internal pull-up; alternate functions XCK0 (USART0 external clock) and AIN0 (analog comparator input).
5 PE3 bidirectional Port E bit 3 I/O with internal pull-up; alternate functions OC3A (Timer3 output compare A) and AIN1.
6 PE4 bidirectional Port E bit 4 I/O with internal pull-up; alternate functions OC3B and INT4.
7 PE5 bidirectional Port E bit 5 I/O with internal pull-up; alternate functions OC3C and INT5.
8 PE6 bidirectional Port E bit 6 I/O with internal pull-up; alternate functions T3 (Timer3 clock input) and INT6.
9 PE7 bidirectional Port E bit 7 I/O with internal pull-up; alternate functions CLKO (system clock output), ICP3 and INT7.
10 VCC power_in Digital supply voltage.
11 GND power_in Ground.
12 PH0 bidirectional Port H bit 0 I/O with internal pull-up; alternate function RXD2 (USART2 receive).
13 PH1 bidirectional Port H bit 1 I/O with internal pull-up; alternate function TXD2 (USART2 transmit).
14 PH2 bidirectional Port H bit 2 I/O with internal pull-up; alternate function XCK2 (USART2 external clock).
15 PH3 bidirectional Port H bit 3 I/O with internal pull-up; alternate function OC4A (Timer4 output compare A).
16 PH4 bidirectional Port H bit 4 I/O with internal pull-up; alternate function OC4B.
17 PH5 bidirectional Port H bit 5 I/O with internal pull-up; alternate function OC4C.
18 PH6 bidirectional Port H bit 6 I/O with internal pull-up; alternate function OC2B (Timer2 output compare B).
19 PB0 bidirectional Port B bit 0 I/O with internal pull-up; alternate functions SS (SPI slave select input) and PCINT0.
20 PB1 bidirectional Port B bit 1 I/O with internal pull-up; alternate functions SCK (SPI clock) and PCINT1.
21 PB2 bidirectional Port B bit 2 I/O with internal pull-up; alternate functions MOSI (SPI) and PCINT2.
22 PB3 bidirectional Port B bit 3 I/O with internal pull-up; alternate functions MISO (SPI) and PCINT3.
23 PB4 bidirectional Port B bit 4 I/O with internal pull-up; alternate functions OC2A and PCINT4.
24 PB5 bidirectional Port B bit 5 I/O with internal pull-up; alternate functions OC1A and PCINT5.
25 PB6 bidirectional Port B bit 6 I/O with internal pull-up; alternate functions OC1B and PCINT6.
26 PB7 bidirectional Port B bit 7 I/O with internal pull-up; alternate functions OC0A, OC1C and PCINT7.
27 PH7 bidirectional Port H bit 7 I/O with internal pull-up; alternate function T4 (Timer4 clock input).
28 PG3 bidirectional Port G bit 3 I/O with internal pull-up; alternate function TOSC2 (Timer2 oscillator output).
29 PG4 bidirectional Port G bit 4 I/O with internal pull-up; alternate function TOSC1 (Timer2 oscillator input).
30 RESET input Active-low reset input.
31 VCC power_in Digital supply voltage.
32 GND power_in Ground.
33 XTAL2 output Output of the inverting oscillator amplifier (crystal/resonator).
34 XTAL1 input Input to the inverting oscillator amplifier and to the internal clock circuit.
35 PL0 bidirectional Port L bit 0 I/O with internal pull-up; alternate function ICP4 (Timer4 input capture).
36 PL1 bidirectional Port L bit 1 I/O with internal pull-up; alternate function ICP5 (Timer5 input capture).
37 PL2 bidirectional Port L bit 2 I/O with internal pull-up; alternate function T5 (Timer5 clock input).
38 PL3 bidirectional Port L bit 3 I/O with internal pull-up; alternate function OC5A.
39 PL4 bidirectional Port L bit 4 I/O with internal pull-up; alternate function OC5B.
40 PL5 bidirectional Port L bit 5 I/O with internal pull-up; alternate function OC5C.
41 PL6 bidirectional Port L bit 6 I/O with internal pull-up; no alternate function.
42 PL7 bidirectional Port L bit 7 I/O with internal pull-up; no alternate function.
43 PD0 bidirectional Port D bit 0 I/O with internal pull-up; alternate functions SCL (TWI clock) and INT0.
44 PD1 bidirectional Port D bit 1 I/O with internal pull-up; alternate functions SDA (TWI data) and INT1.
45 PD2 bidirectional Port D bit 2 I/O with internal pull-up; alternate functions RXD1 (USART1 receive) and INT2.
46 PD3 bidirectional Port D bit 3 I/O with internal pull-up; alternate functions TXD1 (USART1 transmit) and INT3.
47 PD4 bidirectional Port D bit 4 I/O with internal pull-up; alternate function ICP1 (Timer1 input capture).
48 PD5 bidirectional Port D bit 5 I/O with internal pull-up; alternate function XCK1 (USART1 external clock).
49 PD6 bidirectional Port D bit 6 I/O with internal pull-up; alternate function T1 (Timer1 clock input).
50 PD7 bidirectional Port D bit 7 I/O with internal pull-up; alternate function T0 (Timer0 clock input).
51 PG0 bidirectional Port G bit 0 I/O with internal pull-up; alternate function WR (external memory write strobe).
52 PG1 bidirectional Port G bit 1 I/O with internal pull-up; alternate function RD (external memory read strobe).
53 PC0 bidirectional Port C bit 0 I/O with internal pull-up; alternate function A8 (external memory address).
54 PC1 bidirectional Port C bit 1 I/O with internal pull-up; alternate function A9 (external memory address).
55 PC2 bidirectional Port C bit 2 I/O with internal pull-up; alternate function A10 (external memory address).
56 PC3 bidirectional Port C bit 3 I/O with internal pull-up; alternate function A11 (external memory address).
57 PC4 bidirectional Port C bit 4 I/O with internal pull-up; alternate function A12 (external memory address).
58 PC5 bidirectional Port C bit 5 I/O with internal pull-up; alternate function A13 (external memory address).
59 PC6 bidirectional Port C bit 6 I/O with internal pull-up; alternate function A14 (external memory address).
60 PC7 bidirectional Port C bit 7 I/O with internal pull-up; alternate function A15 (external memory address).
61 VCC power_in Digital supply voltage.
62 GND power_in Ground.
63 PJ0 bidirectional Port J bit 0 I/O with internal pull-up; alternate functions RXD3 (USART3 receive) and PCINT9.
64 PJ1 bidirectional Port J bit 1 I/O with internal pull-up; alternate functions TXD3 (USART3 transmit) and PCINT10.
65 PJ2 bidirectional Port J bit 2 I/O with internal pull-up; alternate functions XCK3 (USART3 external clock) and PCINT11.
66 PJ3 bidirectional Port J bit 3 I/O with internal pull-up; alternate function PCINT12.
67 PJ4 bidirectional Port J bit 4 I/O with internal pull-up; alternate function PCINT13.
68 PJ5 bidirectional Port J bit 5 I/O with internal pull-up; alternate function PCINT14.
69 PJ6 bidirectional Port J bit 6 I/O with internal pull-up; alternate function PCINT15.
70 PG2 bidirectional Port G bit 2 I/O with internal pull-up; alternate function ALE (external memory address latch enable).
71 PA7 bidirectional Port A bit 7 I/O with internal pull-up; alternate function AD7 (external memory address/data).
72 PA6 bidirectional Port A bit 6 I/O with internal pull-up; alternate function AD6 (external memory address/data).
73 PA5 bidirectional Port A bit 5 I/O with internal pull-up; alternate function AD5 (external memory address/data).
74 PA4 bidirectional Port A bit 4 I/O with internal pull-up; alternate function AD4 (external memory address/data).
75 PA3 bidirectional Port A bit 3 I/O with internal pull-up; alternate function AD3 (external memory address/data).
76 PA2 bidirectional Port A bit 2 I/O with internal pull-up; alternate function AD2 (external memory address/data).
77 PA1 bidirectional Port A bit 1 I/O with internal pull-up; alternate function AD1 (external memory address/data).
78 PA0 bidirectional Port A bit 0 I/O with internal pull-up; alternate function AD0 (external memory address/data).
79 PJ7 bidirectional Port J bit 7 I/O with internal pull-up; no alternate function.
80 VCC power_in Digital supply voltage.
81 GND power_in Ground.
82 PK7 bidirectional Port K bit 7 I/O with internal pull-up; alternate functions ADC15 (ADC input channel 15) and PCINT23.
83 PK6 bidirectional Port K bit 6 I/O with internal pull-up; alternate functions ADC14 and PCINT22.
84 PK5 bidirectional Port K bit 5 I/O with internal pull-up; alternate functions ADC13 and PCINT21.
85 PK4 bidirectional Port K bit 4 I/O with internal pull-up; alternate functions ADC12 and PCINT20.
86 PK3 bidirectional Port K bit 3 I/O with internal pull-up; alternate functions ADC11 and PCINT19.
87 PK2 bidirectional Port K bit 2 I/O with internal pull-up; alternate functions ADC10 and PCINT18.
88 PK1 bidirectional Port K bit 1 I/O with internal pull-up; alternate functions ADC9 and PCINT17.
89 PK0 bidirectional Port K bit 0 I/O with internal pull-up; alternate functions ADC8 and PCINT16.
90 PF7 bidirectional Port F bit 7; ADC input channel 7 or JTAG TDI (pull-up active when JTAG enabled).
91 PF6 bidirectional Port F bit 6; ADC input channel 6 or JTAG TDO (tri-stated unless shifting data).
92 PF5 bidirectional Port F bit 5; ADC input channel 5 or JTAG TMS (pull-up active when JTAG enabled).
93 PF4 bidirectional Port F bit 4; ADC input channel 4 or JTAG TCK (pull-up active when JTAG enabled).
94 PF3 bidirectional Port F bit 3; ADC input channel 3.
95 PF2 bidirectional Port F bit 2; ADC input channel 2.
96 PF1 bidirectional Port F bit 1; ADC input channel 1.
97 PF0 bidirectional Port F bit 0; ADC input channel 0.
98 AREF input Analog reference pin for the A/D converter.
99 GND power_in Ground.
100 AVCC power_in Supply voltage pin for the A/D converter and Port F.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package TQFP-100(14x14)
Category Embedded Processors & Controllers
Pins 100

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage (ATmega1280V-8AUR speed grade) VCC 1.8 5.5 V 8 MHz speed grade, ordering table 408
Clock frequency (speed grade) 0 4 MHz @ 1.8V - 5.5V, ATmega640V/ATmega1280V/ATmega1281V 1
Clock frequency (speed grade) 0 8 MHz @ 2.7V - 5.5V, ATmega640V/ATmega1280V/ATmega1281V 1
Operating temperature range (industrial) -40 85 C Industrial range 1

CAD (KiCad official)

  • Symbol: ATMEGA1280V-8AUR
  • Footprint: Package_QFP:TQFP-100_14x14mm_P0.5mm
  • 3D model: TQFP-100(14x14) (KiCad packages3D, STEP)
  • 3D model files: atmega1280v-8aur-etched.step / atmega1280v-8aur-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); atmega1280v-8aur.step / atmega1280v-8aur.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (436 pp, sha256 978a018098bc1a13, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF