component
DAC102S085CIMMX
Public Made by Adomby adom
Texas Instruments Digital To Analog Converters (DAC), VSSOP-10-0.5mm. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownDAC102S085CIMMX
Texas Instruments · Digital To Analog Converters (DAC) · VSSOP-10-0.5mm
DAC102S085CIMMX from Texas Instruments, in a VSSOP-10-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VA | power_in | Power supply input that must be decoupled to GND; the supply range is 2.7 V to 5.5 V. |
| 2 | VOUTA | output | Channel A analog output voltage, driven by an on-chip output amplifier that provides rail-to-rail output swing. |
| 3 | VOUTB | output | Channel B analog output voltage, driven by an on-chip output amplifier that provides rail-to-rail output swing. |
| 4 | NC | unconnected | Not connected. |
| 5 | NC | unconnected | Not connected. |
| 6 | GND | power_in | Ground reference for all on-chip circuitry. |
| 7 | VREFIN | input | Unbuffered reference voltage shared by both channels, which must be decoupled to GND and may range from 1 V up to VA. |
| 8 | DIN | input | Serial data input; data is clocked into the 16-bit shift register on the falling edges of SCLK after the fall of SYNC, and inputs tolerate up to 5.5 V regardless of VA. |
| 9 | SYNC | input | Active-low frame synchronization input that enables the input shift register; if taken high before the 16th SCLK falling edge, the write sequence is ignored and the DAC is not updated. |
| 10 | SCLK | input | Serial clock input; data is clocked into the input shift register on its falling edges, at clock rates up to 40 MHz. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VSSOP-10-0.5mm |
| Category | Data Acquisition |
| Pins | 10 |
CAD (KiCad official)
- Symbol:
DAC102S085CIMMX - Footprint:
Package_SO:MSOP-10_3x3mm_P0.5mm - 3D model: VSSOP-10-0.5mm (KiCad packages3D, STEP)
- 3D model files:
dac102s085cimmx-etched.step/dac102s085cimmx-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);dac102s085cimmx.step/dac102s085cimmx.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (34 pp, sha256
72b3239f8e3d262f, retrieved 2026-10-08, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).