Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MSP430G2252IPW20R

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · TSSOP-20

MSP430G2252IPW20R from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DVCC power_in Digital power supply voltage, 1.8 V to 3.6 V for normal operation.
2 P1.0/TA0CLK/ACLK/A0/CA0 bidirectional Port 1 bit 0 general-purpose I/O; selectable as Timer0_A clock input TACLK, ACLK output, ADC10 analog input channel A0, or Comparator_A+ input CA0.
3 P1.1/TA0.0/A1/CA1 bidirectional Port 1 bit 1 general-purpose I/O; selectable as Timer0_A capture CCI0A input or compare output, ADC10 analog input channel A1, or Comparator_A+ input CA1.
4 P1.2/TA0.1/A2/CA2 bidirectional Port 1 bit 2 general-purpose I/O; selectable as Timer0_A capture CCI1A input or compare output, ADC10 analog input channel A2, or Comparator_A+ input CA2.
5 P1.3/ADC10CLK/CAOUT/A3/VREF-/VEREF-/CA3 bidirectional Port 1 bit 3 general-purpose I/O; selectable as ADC10 conversion clock output, Comparator_A+ output CAOUT, ADC10 analog input channel A3, ADC10 negative reference voltage, or Comparator_A+ input CA3.
6 P1.4/SMCLK/A4/VREF+/VEREF+/CA4/TCK bidirectional Port 1 bit 4 general-purpose I/O; selectable as SMCLK output, Timer0_A capture CCI2A input or compare output, ADC10 analog input channel A4, ADC10 positive reference voltage, Comparator_A+ input CA4, or JTAG test clock TCK.
7 P1.5/TA0.0/SCLK/A5/CA5/TMS bidirectional Port 1 bit 5 general-purpose I/O; selectable as Timer0_A compare output, USI serial clock SCLK, ADC10 analog input channel A5, Comparator_A+ input CA5, or JTAG test mode select TMS.
8 P2.0 bidirectional Port 2 bit 0 general-purpose digital I/O with pull-down resistor selectable via P2REN.0.
9 P2.1 bidirectional Port 2 bit 1 general-purpose digital I/O with pull-down resistor selectable via P2REN.1.
10 P2.2 bidirectional Port 2 bit 2 general-purpose digital I/O with pull-down resistor selectable via P2REN.2.
11 P2.3 bidirectional Port 2 bit 3 general-purpose digital I/O with pull-down resistor selectable via P2REN.3.
12 P2.4 bidirectional Port 2 bit 4 general-purpose digital I/O with pull-down resistor selectable via P2REN.4.
13 P2.5 bidirectional Port 2 bit 5 general-purpose digital I/O with pull-down resistor selectable via P2REN.5.
14 P1.6/TA0.1/SDO/SCL/A6/CA6/TDI/TCLK bidirectional Port 1 bit 6 general-purpose I/O; selectable as Timer0_A compare output, USI SPI data output SDO, USI I2C clock SCL, ADC10 analog input channel A6, Comparator_A+ input CA6, or JTAG test data input TDI or test clock TCLK.
15 P1.7/SDI/SDA/CAOUT/A7/CA7/TDO/TDI bidirectional Port 1 bit 7 general-purpose I/O; selectable as USI SPI data input SDI, USI I2C data SDA, Comparator_A+ output CAOUT, ADC10 analog input channel A7, Comparator_A+ input CA7, or JTAG test data output TDO or input TDI.
16 RST/NMI/SBWTDIO input Reset input; nonmaskable interrupt input NMI; Spy-Bi-Wire test data input/output SBWTDIO during programming and test.
17 TEST/SBWTCK input Test mode select input for JTAG pins on port 1; Spy-Bi-Wire test clock input SBWTCK during programming and test.
18 XOUT/P2.7 bidirectional Output terminal of crystal oscillator; may also be used as general-purpose digital I/O pin P2.7.
19 XIN/P2.6/TA0.1 bidirectional Input terminal of crystal oscillator; may also be used as general-purpose digital I/O pin P2.6 or Timer0_A capture output.
20 DVSS power_in Digital ground reference.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Embedded Processors & Controllers
Pins 20

CAD (KiCad official)

  • Symbol: MSP430G2252IPW20R
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: msp430g2252ipw20r-etched.step / msp430g2252ipw20r-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430g2252ipw20r.step / msp430g2252ipw20r.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (78 pp, sha256 213d8b0d2e936702, retrieved 2026-10-06, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF