Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LVT245BDWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOIC-20-300mil

SN74LVT245BDWR from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DIR input Direction control input; low selects B bus data to A bus transmission, high selects A bus data to B bus transmission.
2 A1 bidirectional Bus A transceiver data line bit 1 with mixed-mode 5-V input/output support on 3.3-V core.
3 A2 bidirectional Bus A transceiver data line bit 2 with mixed-mode 5-V input/output support on 3.3-V core.
4 A3 bidirectional Bus A transceiver data line bit 3 with mixed-mode 5-V input/output support on 3.3-V core.
5 A4 bidirectional Bus A transceiver data line bit 4 with mixed-mode 5-V input/output support on 3.3-V core.
6 A5 bidirectional Bus A transceiver data line bit 5 with mixed-mode 5-V input/output support on 3.3-V core.
7 A6 bidirectional Bus A transceiver data line bit 6 with mixed-mode 5-V input/output support on 3.3-V core.
8 A7 bidirectional Bus A transceiver data line bit 7 with mixed-mode 5-V input/output support on 3.3-V core.
9 A8 bidirectional Bus A transceiver data line bit 8 with mixed-mode 5-V input/output support on 3.3-V core.
10 GND power_in Ground reference (0 V).
11 B8 bidirectional Bus B transceiver data line bit 8 with mixed-mode 5-V input/output support on 3.3-V core.
12 B7 bidirectional Bus B transceiver data line bit 7 with mixed-mode 5-V input/output support on 3.3-V core.
13 B6 bidirectional Bus B transceiver data line bit 6 with mixed-mode 5-V input/output support on 3.3-V core.
14 B5 bidirectional Bus B transceiver data line bit 5 with mixed-mode 5-V input/output support on 3.3-V core.
15 B4 bidirectional Bus B transceiver data line bit 4 with mixed-mode 5-V input/output support on 3.3-V core.
16 B3 bidirectional Bus B transceiver data line bit 3 with mixed-mode 5-V input/output support on 3.3-V core.
17 B2 bidirectional Bus B transceiver data line bit 2 with mixed-mode 5-V input/output support on 3.3-V core.
18 B1 bidirectional Bus B transceiver data line bit 1 with mixed-mode 5-V input/output support on 3.3-V core.
19 OE input Output enable control input; low enables transceiver outputs, high places all outputs in high-impedance state.
20 VCC power_in Power supply voltage (2.7 V to 3.6 V nominal), supports mixed-mode 5-V signal operation.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20-300mil
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74LVT245BDWR
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: sn74lvt245bdwr-etched.step / sn74lvt245bdwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvt245bdwr.step / sn74lvt245bdwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (22 pp, sha256 edba6f3dad321ba6, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF