component
WF490RE VD S8T&R
Public Made by Adomby adom
WF RF Transceiver ICs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownWF490RE VD S8T&R
WF · RF Transceiver ICs · SOP-8
WF490RE VD S8T&R from WF, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground pin of the receiver (接地管脚). |
| 2 | ANT | input | RF signal input pin for the antenna. |
| 3 | VDD | power_in | Supply pin; the datasheet specifies DC 2.0 V to 5.5 V, with absolute maximum VDD of -0.3 V to 5.5 V. |
| 4 | CTH | input | Selects the reference signal mode for the internal data comparator; the CTH source impedance is 145 kΩ. |
| 5 | DO | output | Demodulated data signal output. |
| 6 | SHUT | input | Shutdown control: connect to VDD for shutdown mode and to GND for operating mode. |
| 7 | NC | unconnected | Not connected; leave floating. |
| 8 | REFOSC | input | External crystal connection pin; it can also be driven by an external clock through a coupling capacitor, with a peak-to-peak amplitude of 0.3 V to 0.7 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | WF |
| Package | SOP-8 |
| Category | Radio Frequency Chip/Antenna |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| 电源电压 (supply voltage, recommended) | VDD | 2 | 3.3 | 5.5 | V | 3 | |
| 工作温度 (operating temperature) | TA | -40 | 125 | ℃ | 3 | ||
| 外部参考时钟峰峰值 (external clock drive on REFOSC) | 0.3 | 0.7 | V | 外部时钟经耦合电容驱动 REFOSC 管脚, 峰峰值 | 5 | ||
| 电源电压 (absolute maximum) | VDD | -0.3 | 5.5 | V | 3 | ||
| 接口电压 (interface voltage) | VIN | -0.3 | V | 3 | |||
| 结温 (junction temperature) | TJ | -40 | 150 | ℃ | 3 | ||
| 储藏温度 (storage temperature) | TSTG | -65 | 150 | ℃ | 3 | ||
| ESD等级 (ESD HBM) | VHBM | -8 | 8 | kV | 人体模型(HBM) | 3 | |
| 电源电压 (receiver spec) | VDD | 2 | 5.5 | V | 4 | ||
| 数据率 (data rate) | DR | 10 | kbps | 4 | |||
| CTH 漏电流 (CTH leakage current) | IZCTH(leak) | -100 | 100 | nA | TA = +85°C | 4 | |
| 晶体频率精度 (crystal frequency accuracy) | -20 | 20 | ppm | 5 |
CAD (KiCad official)
- Symbol:
WF490RE VD S8T&R - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
wf490re-vd-s8t-r-etched.step/wf490re-vd-s8t-r-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);wf490re-vd-s8t-r.step/wf490re-vd-s8t-r.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: WF datasheet (6 pp, sha256
2cbcabd2dadac3cb, retrieved 2026-10-21, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).