component
TSOP57338TT1
Public Made by Adomby adom
Vishay Intertech Infrared Remote Receiver (IRM), DFN-8(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownTSOP57338TT1
Vishay Intertech · Infrared Remote Receiver (IRM) · DFN-8(4x4)
TSOP57338TT1 from Vishay Intertech, in a DFN-8(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | output | Demodulated signal output; the absolute maximum output voltage is -0.3 V to (VS + 0.3) V and the output current is limited to 5 mA. |
| 2 | GND | power_in | Ground pin; the package drawing notes that the pins are connected internally and need not be connected externally. |
| 3 | GND | power_in | Ground pin; the package drawing notes that the pins are connected internally and need not be connected externally. |
| 4 | VS | power_in | Supply voltage input; the operating range is 2.0 V to 5.5 V and the absolute maximum rating is -0.3 V to +6 V. |
| 5 | VS | power_in | Supply voltage input; the operating range is 2.0 V to 5.5 V and the absolute maximum rating is -0.3 V to +6 V. |
| 6 | GND | power_in | Ground pin; the package drawing notes that the pins are connected internally and need not be connected externally. |
| 7 | GND | power_in | Ground pin; the package drawing notes that the pins are connected internally and need not be connected externally. |
| 8 | GND | power_in | Ground pin; the package drawing notes that the pins are connected internally and need not be connected externally. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Vishay Intertech |
| Package | DFN-8(4x4) |
| Category | Optoelectronics |
| Pins | 9 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VS | 2 | 5.5 | V | 3 | ||
| Supply current | ISD | 0.25 | 0.35 | 0.45 | mA | VS = 3.3 V, Ev = 0 | 3 |
| Output voltage low | VOSL | 100 | mV | IOSL = 0.5 mA, Ee = 0.7 mW/m2, test signal see Fig. 1 | 3 | ||
| Minimum irradiance (RC5 code) | Ee min. | 0.2 | 0.4 | mW/m2 | Test signal: RC5 code | 3 | |
| Minimum irradiance (XMP code) | Ee min. | 0.35 | 0.6 | mW/m2 | Test signal: XMP code | 3 | |
| Maximum irradiance | Ee max. | 30 | W/m2 | Pulse width tolerance: tpi - 3/fo < tpo < tpi + 3.5/fo, test signal see Fig. 1 | 3 | ||
| Directivity, angle of half transmission distance | ϕ1/2 | -75 | 75 | deg | 3 | ||
| Supply voltage | VS | -0.3 | 6 | V | 2 | ||
| Supply current | IS | 5 | mA | 2 | |||
| Output voltage | VO | -0.3 | V | 2 | |||
| Output current | IO | 5 | mA | 2 | |||
| Junction temperature | Tj | 100 | °C | 2 | |||
| Storage temperature range | Tstg | -25 | 85 | °C | 2 | ||
| Operating temperature range | Tamb | -25 | 85 | °C | 2 | ||
| Power consumption | Ptot | 10 | mW | Tamb ≤ 85 °C | 2 | ||
| Minimum burst length | 6 | cycles/burst | TSOP573.. (AGC3) column | 6 | |||
| Minimum gap after burst of 6 to 40 cycles | 7 | cycles | TSOP573.. (AGC3) column, after each burst of length 6 to 40 cycles | 6 | |||
| Maximum number of continuous short bursts per second | 2500 | bursts/s | TSOP573.. (AGC3) column | 6 | |||
| Supply current (high ambient light) | ISH | 0.45 | mA | Ev = 40 klx, sunlight | 3 | ||
| Transmission distance | 18 | m | Ev = 0, IR diode TSAL6200, IF = 50 mA, test signal see Fig. 1 | 3 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| housing | PC | Note: Level and body temperature defined by IPC/JEDEC J-STD-020 | 11 |
CAD (KiCad official)
- Symbol:
TSOP57338TT1 - Footprint:
Package_DFN_QFN:DFN-8-1EP_4x4mm_P0.8mm_EP2.5x3.6mm - 3D model: DFN-8(4x4) (KiCad packages3D, STEP)
- 3D model files:
tsop57338tt1-etched.step/tsop57338tt1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tsop57338tt1.step/tsop57338tt1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Vishay Intertech datasheet (12 pp, sha256
f516d261f4e06dd2, retrieved 2026-10-19, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).