Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HCS21QDRQ1

Texas Instruments · Logic Gates · SOIC-14

SN74HCS21QDRQ1 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Channel 1 Input A, Schmitt-trigger input accepting 0 to VCC with typical ±100 nA leakage current
2 1B input Channel 1 Input B, Schmitt-trigger input accepting 0 to VCC with typical ±100 nA leakage current
3 NC unconnected Not internally connected
4 1C input Channel 1 Input C, Schmitt-trigger input accepting 0 to VCC with typical ±100 nA leakage current
5 1D input Channel 1 Input D, Schmitt-trigger input accepting 0 to VCC with typical ±100 nA leakage current
6 1Y output Channel 1 Output Y, AND logic function of 1A·1B·1C·1D driving 0 to VCC at ±35 mA continuous
7 GND power_in Ground, 0 V reference
8 2Y output Channel 2 Output Y, AND logic function of 2A·2B·2C·2D driving 0 to VCC at ±35 mA continuous
9 2A input Channel 2 Input A, Schmitt-trigger input accepting 0 to VCC with typical ±100 nA leakage current
10 2B input Channel 2 Input B, Schmitt-trigger input accepting 0 to VCC with typical ±100 nA leakage current
11 NC unconnected Not internally connected
12 2C input Channel 2 Input C, Schmitt-trigger input accepting 0 to VCC with typical ±100 nA leakage current
13 2D input Channel 2 Input D, Schmitt-trigger input accepting 0 to VCC with typical ±100 nA leakage current
14 VCC power_in Positive supply voltage, range 2 V to 6 V

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74HCS21QDRQ1
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74hcs21qdrq1-etched.step / sn74hcs21qdrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hcs21qdrq1.step / sn74hcs21qdrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (22 pp, sha256 76b69768ecf93577, retrieved 2026-09-26, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF