Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SN65LVDS32BDR

Texas Instruments · LVDS ICs · SOIC-16

SN65LVDS32BDR from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1B input Inverting differential receiver input of channel 1; recommended bus voltage range is -2 V to 4.4 V, with absolute maximum -4 V to 6 V.
2 1A input Non-inverting differential receiver input of channel 1; recommended bus voltage range is -2 V to 4.4 V, with absolute maximum -4 V to 6 V.
3 1Y output Receiver output of channel 1; VOH is at least 2.4 V at IOH = -4 mA and VOL is at most 0.4 V at IOL = 4 mA.
4 G input Receiver enable for channels 1 and 2; enable input levels are VIH 2 V minimum and VIL 0.8 V maximum, and the output goes high impedance when disabled.
5 2Y output Receiver output of channel 2; VOH is at least 2.4 V at IOH = -4 mA and VOL is at most 0.4 V at IOL = 4 mA.
6 2A input Non-inverting differential receiver input of channel 2; recommended bus voltage range is -2 V to 4.4 V, with absolute maximum -4 V to 6 V.
7 2B input Inverting differential receiver input of channel 2; recommended bus voltage range is -2 V to 4.4 V, with absolute maximum -4 V to 6 V.
8 GND power_in Device ground; all voltages except differential bus voltages are referenced to this network ground terminal.
9 3B input Inverting differential receiver input of channel 3; recommended bus voltage range is -2 V to 4.4 V, with absolute maximum -4 V to 6 V.
10 3A input Non-inverting differential receiver input of channel 3; recommended bus voltage range is -2 V to 4.4 V, with absolute maximum -4 V to 6 V.
11 3Y output Receiver output of channel 3; VOH is at least 2.4 V at IOH = -4 mA and VOL is at most 0.4 V at IOL = 4 mA.
12 G input Receiver enable for channels 3 and 4; enable input levels are VIH 2 V minimum and VIL 0.8 V maximum, and the output goes high impedance when disabled.
13 4Y output Receiver output of channel 4; VOH is at least 2.4 V at IOH = -4 mA and VOL is at most 0.4 V at IOL = 4 mA.
14 4A input Non-inverting differential receiver input of channel 4; recommended bus voltage range is -2 V to 4.4 V, with absolute maximum -4 V to 6 V.
15 4B input Inverting differential receiver input of channel 4; recommended bus voltage range is -2 V to 4.4 V, with absolute maximum -4 V to 6 V.
16 VCC power_in Supply voltage, 3 V to 3.6 V (nominal 3.3 V); absolute maximum is -0.5 V to 4 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Interface
Pins 16

CAD (KiCad official)

  • Symbol: SN65LVDS32BDR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: sn65lvds32bdr-etched.step / sn65lvds32bdr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65lvds32bdr.step / sn65lvds32bdr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (23 pp, sha256 a6fe6aaf7a83af37, retrieved 2026-10-11, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF