component
PJ78M05TE
Public Made by Adomby adom
PJSEMI Linear Voltage Regulators (LDO), TO-252. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownPJ78M05TE
PJSEMI · Linear Voltage Regulators (LDO) · TO-252
PJ78M05TE from PJSEMI, in a TO-252. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Input voltage pin, rated up to 35 V per the absolute maximum ratings. |
| 2 | GND | power_in | Ground pin; the datasheet gives no separate electrical limit for this pin. |
| 3 | VOUT | power_out | Regulated 5 V output, rated up to 500 mA with internal thermal overload and short-circuit current limiting. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | PJSEMI |
| Package | TO-252 |
| Category | Power Management ICs |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Voltage | VI | 35 | V | 1 | |||
| Operating Temperature Range | TOPR | -40 | 125 | °C | 1 | ||
| Storage Temperature Range | TSTG | -65 | 150 | °C | 1 | ||
| Thermal Resistance, Junction-to-Air | RθJA | 100 | °C/W | 1 | |||
| Output Voltage | VO | 4.8 | 5 | 5.2 | V | 2 | |
| Output Voltage | VO | 4.75 | 5 | 5.25 | V | VI=7V to 20V, 5mA≤IO≤350mA | 2 |
| Line Regulation | △VO | 100 | mV | VI=7V to 25V, IO=200mA | 2 | ||
| Load Regulation | △VO | 50 | mV | VI=10V, 5mA≤IO≤200mA | 2 | ||
| Load Regulation | △VO | 100 | mV | VI=10V,5mA≤IO≤500mA | 2 | ||
| Quiescent Current | IQ | 6 | mA | 2 | |||
| Quiescent Current Change | △IQ | 0.5 | mA | VI=10V, 5mA≤IO≤350mA | 2 | ||
| Quiescent Current Change | △IQ | 0.8 | mA | 8V≤VI≤25V, IO=200mA | 2 | ||
| Supply Voltage Rejection | SVR | 62 | dB | 8V≤VI≤18V, f=120Hz,IO=300mA | 2 |
CAD (KiCad official)
- Symbol:
PJ78M05TE - Footprint:
Package_TO_SOT_SMD:TO-252-2 - 3D model: TO-252 (KiCad packages3D, STEP)
- 3D model files:
pj78m05te-etched.step/pj78m05te-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);pj78m05te.step/pj78m05te.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: PJSEMI datasheet (4 pp, sha256
1359f215e5773bf3, retrieved 2026-10-27, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusoff(skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).