component
CD74HC4050NSR
Public Made by Adomby adom
Texas Instruments Buffers, Drivers, Receivers, Transceivers, SO-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownCD74HC4050NSR
Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SO-16
CD74HC4050NSR from Texas Instruments, in a SO-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VCC | power_in | Supply voltage, 2V to 6V for HC types (absolute max -0.5V to 7V). |
| 2 | 1Y | output | Buffer 1 non-inverting output (HC4050), swings 0V to VCC with standard 10 LSTTL load fanout. |
| 3 | 1A | input | Buffer 1 input, accepts levels up to 15V (VI range 0V to 15V) for high-to-low level translation. |
| 4 | 2Y | output | Buffer 2 non-inverting output (HC4050), swings 0V to VCC with standard 10 LSTTL load fanout. |
| 5 | 2A | input | Buffer 2 input, accepts levels up to 15V (VI range 0V to 15V) for high-to-low level translation. |
| 6 | 3Y | output | Buffer 3 non-inverting output (HC4050), swings 0V to VCC with standard 10 LSTTL load fanout. |
| 7 | 3A | input | Buffer 3 input, accepts levels up to 15V (VI range 0V to 15V) for high-to-low level translation. |
| 8 | GND | power_in | Ground (0V) reference. |
| 9 | 4A | input | Buffer 4 input, accepts levels up to 15V (VI range 0V to 15V) for high-to-low level translation. |
| 10 | 4Y | output | Buffer 4 non-inverting output (HC4050), swings 0V to VCC with standard 10 LSTTL load fanout. |
| 11 | 5A | input | Buffer 5 input, accepts levels up to 15V (VI range 0V to 15V) for high-to-low level translation. |
| 12 | 5Y | output | Buffer 5 non-inverting output (HC4050), swings 0V to VCC with standard 10 LSTTL load fanout. |
| 13 | NC | unconnected | No internal connection. |
| 14 | 6A | input | Buffer 6 input, accepts levels up to 15V (VI range 0V to 15V) for high-to-low level translation. |
| 15 | 6Y | output | Buffer 6 non-inverting output (HC4050), swings 0V to VCC with standard 10 LSTTL load fanout. |
| 16 | NC | unconnected | No internal connection. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SO-16 |
| Category | Logic |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
CD74HC4050NSR - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SO-16 (KiCad packages3D, STEP)
- 3D model files:
cd74hc4050nsr-etched.step/cd74hc4050nsr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);cd74hc4050nsr.step/cd74hc4050nsr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (11 pp, sha256
2d5643ffe4911f23, retrieved 2026-10-03, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).