component
RT9624AZS
Public Made by Adomby adom
Richtek Tech Gate Drivers, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownRT9624AZS
Richtek Tech · Gate Drivers · SOP-8
RT9624AZS from Richtek Tech, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BOOT | power_out | Bootstrap supply for the high side gate drive; the internal bootstrap switch charges the external CBOOT capacitor from VCC while LGATE is high, and the datasheet recommends CBOOT of at least 0.1µF (1µF typical), with BOOT-to-PHASE absolute maximum of 15V. |
| 2 | PWM | input | PWM signal input that connects to the PWM output of the controller; rising threshold 2.3V to 3.2V and falling threshold 0.7V to 1.4V, with a shutdown window that forces both gates low and absolute maximum of -0.3V to 7V to GND. |
| 3 | EN | input | Active-high chip enable; when EN is low both UGATE and LGATE are driven low, with rising threshold 1.3V to 1.6V and falling threshold 0.7V to 1V, and absolute maximum of -0.3V to 7V to GND. |
| 4 | VCC | power_in | Supply voltage input operating from 4.5V to 13.2V, with a POR rising threshold of 4.0V to 4.4V and absolute maximum of -0.3V to 15V; gates are held low until VCC exceeds the POR threshold. |
| 5 | LGATE | output | Low side gate driver output that drives the gate of the low side N-MOSFET; DC voltage is limited to -0.3V to (VCC + 0.3V). |
| 6 | GND | power_in | Ground reference for the driver; the datasheet gives no separate limit for this pin. |
| 7 | PHASE | passive | Connects to the source of the high side N-MOSFET and the drain of the low side N-MOSFET; PHASE is monitored for turn-off detection, with absolute maximum DC of -0.3V to 30V. |
| 8 | UGATE | output | High side gate driver output that drives the gate of the high side power N-MOSFET; DC voltage is limited to (VPHASE - 0.3V) to (VBOOT + 0.3V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Richtek Tech |
| Package | SOP-8 |
| Category | Motor Driver ICs |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
RT9624AZS - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
rt9624azs-etched.step/rt9624azs-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);rt9624azs.step/rt9624azs.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Richtek Tech datasheet (16 pp, sha256
3234e6fe76e418e7, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).