component
LM2672MX-12
Public Made by Adomby adom
Texas Instruments DC-DC Converters, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownLM2672MX-12
Texas Instruments · DC-DC Converters · SOIC-8
LM2672MX-12 from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CB | input | Boot-strap capacitor connection for the high-side driver; connect a high quality 100-nF capacitor from CB to the VSW pin. |
| 2 | SS | input | Soft-start capacitor pin; connect a capacitor from this pin to GND to control the output voltage ramp. |
| 3 | SYNC | input | This input allows control of the switching clock frequency; if left open-circuited the regulator switches at the internal oscillator frequency, typically 260 kHz. |
| 4 | FB | input | Feedback sense input; connect to the midpoint of the feedback divider for the ADJ version, or connect directly to the output capacitor for a fixed output version. |
| 5 | ON/OFF | input | Enable input to the voltage regulator; high = ON and low = OFF, so pull this pin high or float it to enable the regulator. |
| 6 | GND | power_in | Power ground pin; connect to system ground, with the path to CIN kept as short as possible. |
| 7 | VIN | power_in | Supply input pin to the collector of the high-side FET; connect to the power supply and input bypass capacitor CIN, keeping the path to GND as short as possible. |
| 8 | VSW | output | Source pin of the internal high-side FET; this switching node attaches to the inductor and the cathode of the external diode. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Output voltage (12 V version, VIN 15 V to 40 V, ILOAD 20 mA to 1 A, TJ = 25°C) | VOUT | 11.82 | 12 | 12.18 | V | VIN = 15 V to 40 V, ILOAD = 20 mA to 1 A, TJ = 25°C | 5 |
| Output voltage (12 V version, TJ = -40°C to 125°C) | VOUT | 11.64 | 12.36 | V | VIN = 15 V to 40 V, ILOAD = 20 mA to 1 A, TJ = -40°C to 125°C | 5 | |
| Quiescent current (12 V version) | IQ | 2.5 | mA | VFEEDBACK = 15 V for 12 V versions | 6 | ||
| Standby quiescent current (TJ = 25°C) | ISTBY | 50 | 100 | μA | ON/OFF Pin = 0 V, TJ = 25°C | 6 | |
| Standby quiescent current (TJ = -40°C to 125°C) | ISTBY | 150 | μA | ON/OFF Pin = 0 V, TJ = -40°C to 125°C | 6 | ||
| Current limit (TJ = 25°C) | ICL | 1.25 | 1.55 | 2.1 | A | 6 | |
| Current limit (TJ = -40°C to 125°C) | ICL | 1.2 | 2.2 | A | 6 | ||
| Output leakage current (VSWITCH = 0 V) | IL | 1 | 25 | μA | VSWITCH = 0 V, ON/OFF Pin = 0 V, VIN = 40 V | 6 | |
| Output leakage current (VSWITCH = -1 V) | IL | 6 | 15 | mA | VSWITCH = -1 V, ON/OFF Pin = 0 V | 6 | |
| Switch on-resistance (TJ = 25°C) | RDS(ON) | 0.25 | 0.3 | Ω | ISWITCH = 1 A, TJ = 25°C | 6 | |
| Switch on-resistance (TJ = -40°C to 125°C) | RDS(ON) | 0.5 | Ω | ISWITCH = 1 A, TJ = -40°C to 125°C | 6 | ||
| Oscillator frequency (TJ = 25°C) | fO | 260 | kHz | Measured at switch pin, TJ = 25°C | 6 | ||
| Oscillator frequency (TJ = -40°C to 125°C) | fO | 225 | 275 | kHz | Measured at switch pin, TJ = -40°C to 125°C | 6 | |
| Maximum duty cycle | D | 95 | % | TJ = 25°C | 6 | ||
| Minimum duty cycle | D | 0 | % | TJ = -40°C to 125°C | 6 | ||
| ON/OFF pin voltage (TJ = 25°C) | VS/D | 1.4 | V | TJ = 25°C | 6 | ||
| ON/OFF pin voltage (TJ = -40°C to 125°C) | VS/D | 0.8 | 2 | V | TJ = -40°C to 125°C | 6 | |
| ON/OFF pin current (TJ = 25°C) | IS/D | 20 | μA | ON/OFF Pin = 0 V, TJ = 25°C | 6 | ||
| ON/OFF pin current (TJ = -40°C to 125°C) | IS/D | 7 | 37 | μA | ON/OFF Pin = 0 V, TJ = -40°C to 125°C | 6 | |
| Synchronization frequency | FSYNC | 400 | kHz | VSYNC = 3.5 V, 50% duty cycle | 6 | ||
| Synchronization threshold voltage | VSYNC | 1.4 | V | 6 | |||
| Soft-start voltage (TJ = 25°C) | VSS | 0.63 | V | TJ = 25°C | 6 | ||
| Soft-start voltage (TJ = -40°C to 125°C) | VSS | 0.53 | 0.73 | V | TJ = -40°C to 125°C | 6 | |
| Soft-start current (TJ = 25°C) | ISS | 4.5 | μA | TJ = 25°C | 6 | ||
| Soft-start current (TJ = -40°C to 125°C) | ISS | 1.5 | 6.9 | μA | TJ = -40°C to 125°C | 6 | |
| Supply voltage | 45 | V | Over recommended operating junction temperature range of -40°C to 125°C | 4 | |||
| ON/OFF pin voltage, VSH | VSH | -0.1 | 6 | V | Over recommended operating junction temperature range of -40°C to 125°C | 4 | |
| Switch voltage to ground | -1 | V | Over recommended operating junction temperature range of -40°C to 125°C | 4 | |||
| Boost pin voltage | 8 | V | VSW + 8 V; over recommended operating junction temperature range of -40°C to 125°C | 4 | |||
| Feedback pin voltage, VFB | VFB | -0.3 | 14 | V | Over recommended operating junction temperature range of -40°C to 125°C | 4 | |
| Lead temperature, D package, vapor phase (60 s) | 215 | °C | Vapor phase (60s) | 4 | |||
| Lead temperature, D package, infrared (15 s) | 220 | °C | Infrared (15s) | 4 | |||
| Maximum junction temperature | TJ | 150 | °C | 4 | |||
| Storage temperature | Tstg | -65 | 150 | °C | 4 | ||
| Supply voltage (recommended) | 6.5 | 40 | V | Over operating free-air temperature range | 4 | ||
| Operating junction temperature | TJ | -40 | 125 | °C | Operating junction temperature | 4 | |
| Junction-to-ambient thermal resistance (D SOIC) | RθJA | 105 | °C/W | D (SOIC) package, 4-layer JEDEC board | 4 |
CAD (KiCad official)
- Symbol:
LM2672MX-12 - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
lm2672mx-12-etched.step/lm2672mx-12-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lm2672mx-12.step/lm2672mx-12.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (39 pp, sha256
4465557d2db983f5, retrieved 2026-11-05, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).