component

NSD1025-DSPR

Public Unreviewed

by Ray

NOVOSENSE Isolators - Gate Drivers, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentpmicnsd1025-dspr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

NSD1025-DSPR

NOVOSENSE · Isolators - Gate Drivers · SOP-8

NSD1025-DSPR from NOVOSENSE, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 ENA input Channel A Enable Input. Internally pulled up through a 180kΩ resistor. When HIGH or left open, OUTA follows INA; drive LOW to force OUTA low regardless of INA state.
2 INA input Channel A Logic Input. Internally pulled down through a 180kΩ resistor. Non-inverting; OUTA is held LOW if INA is unbiased or floating. Must be driven HIGH or tied to GND (not left unconnected).
3 GND power_in Common ground reference for the device.
4 INB input Channel B Logic Input. Internally pulled down through a 180kΩ resistor. Non-inverting; OUTB is held LOW if INB is unbiased or floating. Must be driven HIGH or tied to GND (not left unconnected).
5 OUTB output Channel B gate-driver output. Low-impedance rail-to-rail output capable of ±5A peak source/sink current (RoH ≈ 1.0Ω, RoL ≈ 0.6Ω typical).
6 VDD power_in Supply voltage input. Operating range 4.5V to 20V (absolute max 24V). UVLO turn-on ~4.2V, turn-off ~3.9V. Recommend a 10µF decoupling capacitor from VDD to GND.
7 OUTA output Channel A gate-driver output. Low-impedance rail-to-rail output capable of ±5A peak source/sink current (RoH ≈ 1.0Ω, RoL ≈ 0.6Ω typical).
8 ENB input Channel B Enable Input. Internally pulled up to VDD through a 180kΩ resistor. When HIGH or left open, OUTB follows INB; drive LOW to force OUTB low regardless of INB state.

Key specifications

Parameter Value
Manufacturer NOVOSENSE
Package SOP-8
Category PMIC
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • NSD1025-DSPR
  • NSD1025-DSPRQ1HSPR
  • NSD1025-DSPRQ1HMSR
  • NSD1025-DSPRDHMSR

CAD (KiCad official)

  • Symbol: NSD1025-DSPR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: NOVOSENSE datasheet (19 pp, sha256 acd797676dfb322d, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF