MAX6747KA16+T from Maxim Integrated, in a SOT-23-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	MR	input	Manual-reset input: pulling MR low manually resets the device, MR must be held low for at least 1µs to assert RESET, and RESET stays asserted for the reset timeout period after MR is released; MR is internally pulled up to VCC.
2	SWT	input	Watchdog timeout input: a capacitor from SWT to GND sets tWD = 4.94 x 10^6 x CSWT (seconds, farads), and connecting SWT to GND disables the watchdog timer.
3	SRT	input	Reset timeout input: a capacitor from SRT to GND sets the reset timeout period tRP = 4.94 x 10^6 x CSRT (seconds, farads), and CSRT must be a low-leakage (< 10nA) capacitor.
4	GND	power_in	Ground reference for the device.
5	WDS	input	Watchdog select input: connect to GND for normal mode (tWD) or to VCC for extended mode, which multiplies the basic watchdog timeout by 128; a change of state on WDS clears the watchdog timer.
6	WDI	input	Watchdog input: a falling transition must occur within the selected watchdog timeout period or a reset pulse is issued, falling pulses as short as 300ns clear the timer, and WDI must not be left floating (a 100kΩ resistor to ground is recommended when the watchdog is unused).
7	RESET	output	Push-pull active-low reset output that asserts when VCC or RESET IN falls below its threshold or MR is pulled low, remains low for the reset timeout period after all reset conditions clear, and then goes high.
8	VCC	power_in	Supply voltage input (1.2V to 5.5V operating range) that also serves as the input for the fixed-threshold VCC monitor; RESET is guaranteed valid for VCC ≥ 1V.

Key specifications

Parameter	Value
Manufacturer	Maxim Integrated
Package	SOT-23-8
Category	Power Management ICs
Pins	8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter	Symbol	Min	Typ	Max	Unit	Conditions	Page
Supply Voltage (TA = 0°C to +125°C)	VCC	1		5.5	V	TA = 0°C to +125°C	2
Supply Voltage (TA = -40°C to 0°C)	VCC	1.2		5.5	V	TA = -40°C to 0°C	2
Supply Current	ICC		5	10	µA	VCC ≤ 5.5V	2
Supply Current	ICC		4.2	9	µA	VCC ≤ 3.3V	2
Supply Current	ICC		3.7	8	µA	VCC ≤ 2.0V	2
VCC Reset Threshold (suffix 16, 1.575V nominal)	VTH	1.544	1.575	1.607	V	TA = -40°C to +125°C	13
VCC Reset Threshold tolerance	VTH	-2		2	%	TA = -40°C to +125°C	2
Reset Timeout Period	tRP	5.692	7.59	9.487	ms	CSRT = 1500pF	2
SRT Ramp Current	IRAMP	200	250	300	nA	VSRT = 0 to 1.23V; VCC = 1.6V to 5V	2
SRT Ramp Threshold	VRAMP	1.173	1.235	1.297	V	VCC = 1.6V to 5V (VRAMP rising)	2
Normal Watchdog Timeout Period	tWD	5.692	7.59	9.487	ms	CSWT = 1500pF	3
Extended Watchdog Timeout Period	tWD	728.6	971.5	1214.4	ms	CSWT = 1500pF	3
SWT Ramp Current	IRAMP	200	250	300	nA	VSWT = 0 to 1.23V, VCC = 1.6V to 5V	3
SWT Ramp Threshold	VRAMP	1.173	1.235	1.297	V	VCC = 1.6V to 5V (VRAMP rising)	3
RESET Output-Voltage Low (asserted)	VOL			0.3	V	VCC ≥ 1.0V, ISINK = 50µA	3
RESET Output-Voltage Low (asserted)	VOL			0.4	V	VCC ≥ 4.5V, ISINK = 3.2mA	3
RESET Output-Voltage High (push-pull, not asserted)	VOH	0.8			x VCC	VCC ≥ 1.8V, ISOURCE = 200µA	3
Logic Input Low Voltage	VIL			0.8	V	VCC ≥ 4.0V	3
Logic Input High Voltage	VIH	2.4			V	VCC ≥ 4.0V	3
Logic Input Low Voltage	VIL			0.3	x VCC	VCC < 4.0V	3
Logic Input High Voltage	VIH	0.7			x VCC	VCC < 4.0V	3
MR Pullup Resistance		12	20	28	kΩ	Pullup to VCC	3
RESET IN Threshold	VRESET IN	1.216	1.235	1.254	V	TA = -40°C to +125°C	4
RESET IN Leakage Current	IRESET IN	-50		50	nA		4
VCC to GND		-0.3		6	V		2
SRT, SWT, SET0, SET1, RESET IN, WDS, MR, WDI to GND		-0.3			V		2
RESET (Push-Pull) to GND		-0.3			V		2
Input Current (all pins)		-20		20	mA		2
Output Current (RESET)		-20		20	mA		2
Operating Temperature Range		-40		125	°C		2
Storage Temperature Range		-65		150	°C		2
Junction Temperature				150	°C		2
Lead Temperature (soldering)				300	°C	soldering, 10s	2
Soldering Temperature (reflow)				260	°C		2
Supply voltage operating range (test range)	VCC	1.2		5.5	V	TA = TMIN to TMAX	2
Junction-to-Case thermal resistance, single-layer board	θJC		800				2
Junction-to-Ambient thermal resistance, four-layer board	θJA		196				2
Junction-to-Case thermal resistance, four-layer board	θJC		70				2

CAD (KiCad official)

Symbol: MAX6747KA16+T
Footprint: Package_TO_SOT_SMD:SOT-23-8
3D model: SOT-23-8 (KiCad packages3D, STEP)
3D model files: max6747ka16-t-etched.step / max6747ka16-t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); max6747ka16-t.step / max6747ka16-t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Maxim Integrated datasheet (15 pp, sha256 144a666c7b8478b6, retrieved 2026-10-30, tier: manufacturer)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

MAX6747KA16+T

Verified MAX6747KA16+T

Verification log 1 record

3D Model

Symbol & Footprint

Schematic Symbol

PCB Footprint

Datasheet

README