component
S-LDTB113ZLT1G
Public Made by Adomby adom
LRC Digital Transistors, SOT-23. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownS-LDTB113ZLT1G
LRC · Digital Transistors · SOT-23
S-LDTB113ZLT1G from LRC, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BASE | input | Input terminal of the bias resistor transistor, with built-in bias resistor R1 = 1 kΩ and R2 = 10 kΩ per the device marking table, and input voltage limited to −10 V to +5 V (absolute maximum ratings). |
| 2 | EMITTER | passive | Emitter terminal of the PNP transistor; the datasheet gives no separate emitter-specific rating beyond the absolute maximum ratings. |
| 3 | COLLECTOR | passive | Collector terminal of the PNP transistor (output side of the inverter), with supply voltage VCC rated at −50 V maximum and output current IC rated at −500 mA maximum. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | LRC |
| Package | SOT-23 |
| Category | Transistors/Thyristors |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input voltage (ON) | VI(on) | -3 | V | VO=−0.3V, IO=−20mA | 1 | ||
| Output voltage (ON) | VO(on) | -0.3 | V | IO/II= −50mA/−2.5mA | 1 | ||
| Input voltage (OFF) | VI(off) | -0.5 | V | VCC=−5V, IO=−100µA | 1 | ||
| Input current | II | -7.2 | mA | VI= −5V | 1 | ||
| Output current (OFF) | IO(off) | -0.5 | µA | VCC=−50V, VI=0V | 1 | ||
| DC current gain | GI | 56 | VO=−5V, IO=−50mA | 1 | |||
| Input resistance | R1 | 0.7 | 1 | 1.3 | kΩ | 1 | |
| Resistance ratio | R2/R1 | 8 | 10 | 12 | 1 | ||
| Transition frequency | fT | 200 | MHz | VCE=−10V, IE=50mA, f=100MHz | 1 | ||
| Supply voltage | VCC | -50 | V | 1 | |||
| Input voltage | VIN | -10 | 5 | V | 1 | ||
| Output current | IC | -500 | mA | 1 | |||
| Power dissipation | PD | 200 | mW | 1 | |||
| Junction temperature | Tj | 150 | °C | 1 | |||
| Storage temperature | Tstg | -55 | 150 | °C | 1 |
CAD (KiCad official)
- Symbol:
S-LDTB113ZLT1G - Footprint:
Package_TO_SOT_SMD:SOT-23 - 3D model: SOT-23 (KiCad packages3D, STEP)
- 3D model files:
s-ldtb113zlt1g-etched.step/s-ldtb113zlt1g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);s-ldtb113zlt1g.step/s-ldtb113zlt1g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: LRC datasheet (4 pp, sha256
6b721ebc93dc81f2, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).