Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MC79L12ABPRAG

onsemi · Linear Voltage Regulators (LDO) · TO-92

MC79L12ABPRAG from onsemi, in a TO-92. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground (common) reference pin; a common ground is required between the input and output voltages, and the regulator has no external sense lead, so ground-loop and lead-resistance drops should be minimized.
2 Input power_in Negative unregulated input with a maximum rating of −35 V for the −12 V device, which must remain typically 2.0 V above the output voltage even at the low point of the ripple, and should be bypassed with a 0.33 µF or larger capacitor when far from the supply filter.
3 Output power_out Regulated negative output of −12 V nominal, specified for output currents up to 100 mA, with a 0.1 µF output capacitor recommended to improve stability and transient response.

Key specifications

Parameter Value
Manufacturer onsemi
Package TO-92
Category Power Supply Chip
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output Voltage (TJ = +25 C) VO -11.5 -12 -12.5 Vdc TJ = +25 C 3
Input Regulation Regline 250 mV TJ = +25 C; -14.5 Vdc VI -27 Vdc 3
Input Regulation Regline 200 mV TJ = +25 C; -16 Vdc VI -27 Vdc 3
Load Regulation Regload 100 mV TJ = +25 C, 1.0 mA IO 100 mA 3
Load Regulation Regload 50 mV 1.0 mA IO 40 mA 3
Output Voltage VO -11.4 -12.6 Vdc -14.5 Vdc VI -27 Vdc, 1.0 mA IO 40 mA 3
Input Bias Current IIB 6.5 mA TJ = +25 C 3
Input Bias Current IIB 6 mA TJ = +125 C 3
Input Bias Current Change IIB 1.5 mA -16 Vdc VI -27 Vdc 3
Input Bias Current Change IIB 0.2 mA 1.0 mA IO 40 mA 3
Ripple Rejection RR 37 42 dB -15 VI -25 Vdc, f = 120 Hz, TJ = +25 C 3
Input Voltage (-12 V device) VI -35 Vdc -12, -15, -18 V devices 2
Storage Temperature Range Tstg -65 150 C 2
Junction Temperature TJ 150 C 2
Operating Junction Temperature (MC79LXXAB) TJ -40 125 C MC79LXXAB 3
Output Noise Voltage Vn 80 V TA = +25 C, 10 Hz f 100 kHz 3
Dropout Voltage /VI-VO/ 1.7 Vdc IO = 40 mA, TJ = +25 C 3
Thermal Resistance, Junction-to-Ambient (TO-92, Case 29) RJA 160 C/W TO-92 Case 29, TA = 25 C 2
Thermal Resistance, Junction-to-Case (TO-92, Case 29) RJC 83 C/W TO-92 Case 29 2

CAD (KiCad official)

  • Symbol: MC79L12ABPRAG
  • Footprint: Package_TO_SOT_THT:TO-92_Inline
  • 3D model: TO-92 (KiCad packages3D, STEP)
  • 3D model files: mc79l12abprag-etched.step / mc79l12abprag-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mc79l12abprag.step / mc79l12abprag.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (15 pp, sha256 3b8ec4831b4ba3d5, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF