Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

Z0109-NN

WEIDA · Thyristors (SCR)/Modules · SOT-223

Z0109-NN from WEIDA, in a SOT-223. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 T1 passive Main terminal 1 of the triac (MT1), the reference terminal for gate triggering; the device is rated 1 A RMS on-state current (IT(RMS)).
2 T2 passive Main terminal 2 of the triac (MT2), also the tab; the device is rated 600/800 V VDRM/VRRM and 1 A RMS on-state current.
3 G input Gate trigger input; peak gate current IGM is 2 A, average gate power PG(AV) is 0.5 W, peak gate power PGM is 5 W, and VGT is 1.3 V max.

Key specifications

Parameter Value
Manufacturer WEIDA
Package SOT-223
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
On-state gate trigger current, quadrants I-II-III IGT 10 mA VD=12V, RL=33Ω, Z0109 (09 column) 2
On-state gate trigger current, quadrant IV IGT 10 mA VD=12V, RL=33Ω, Z0109 (09 column) 2
Gate trigger voltage, quadrants I-II-III-IV VGT 1.3 V Ⅰ-Ⅱ-Ⅲ-Ⅳ 2
Gate non-trigger voltage VGD 0.2 V VD=VDRM, Tj=125℃, RL=3.3kΩ, Ⅰ-Ⅱ-Ⅲ-Ⅳ 2
Holding current IH 10 mA IT=100mA 2
Latching current, quadrants I-III-IV IL 10 mA IG=1.2IGT, Ⅰ-Ⅲ-Ⅳ 2
Latching current, quadrant II IL 15 mA IG=1.2IGT, Ⅱ 2
Critical rate of rise of off-state voltage dV/dt 50 V/µs VD=0.66×VDRM, Tj=125℃, gate open 2
On-state voltage VTM 1.5 V ITM=1.4A, tp=380μs, Tj=25℃ 2
Repetitive peak off-state current IDRM 5 µA VDRM=VRRM, Tj=25℃ 2
Repetitive peak reverse current IRRM 5 µA VRRM=VDRM, Tj=25℃ 2
Repetitive peak off-state current at high temperature IDRM 0.5 mA VDRM=VRRM, Tj=125℃ 2
Repetitive peak reverse current at high temperature IRRM 0.5 mA VRRM=VDRM, Tj=125℃ 2
Storage junction temperature range Tstg -40 150 ℃ 1
Operating junction temperature range Tj -40 125 ℃ 1
Repetitive peak off-state voltage VDRM 800 V Tj=25℃, N (800V) variant 1
Repetitive peak reverse voltage VRRM 800 V Tj=25℃, N (800V) variant 1
RMS on-state current IT(RMS) 1 A 1
Non repetitive surge peak on-state current ITSM 16 A full cycle, F=50Hz 1
I2t value for fusing I2t 1.28 A2s tp=10ms 1
Critical rate of rise of on-state current, quadrants I-II-III dI/dt 50 A/µs IG=2×IGT, Ⅰ-Ⅱ-Ⅲ 1
Critical rate of rise of on-state current, quadrant IV dI/dt 10 A/µs IG=2×IGT, Ⅳ 1
Peak gate current IGM 2 A 1
Average gate power dissipation PG(AV) 0.5 W 1
Peak gate power PGM 5 W 1
Thermal resistance junction to case (AC), SOT-223-2L Rth(j-c) 31 ℃/W SOT-89-2L/SOT-223-2L package, AC 2

CAD (KiCad official)

  • Symbol: Z0109-NN
  • Footprint: Package_TO_SOT_SMD:SOT-223-3_TabPin2
  • 3D model: SOT-223 (KiCad packages3D, STEP)
  • 3D model files: z0109-nn-etched.step / z0109-nn-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); z0109-nn.step / z0109-nn.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: WEIDA datasheet (6 pp, sha256 01092a0905f19da1, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF