Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TPS77401DGK

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · VSSOP-8

TPS77401DGK from Texas Instruments, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 FB/SENSE input Feedback input for the adjustable TPS77401, which must be connected to an external feedback resistor divider with the connection kept as short as possible.
2 PG output Open-drain, active-high power-good output that goes high-impedance when OUT reaches 82% of its regulated voltage and low-impedance when OUT falls below 82%, and it requires a pullup resistor.
3 EN input Enable input where a logic low enables the regulator and a logic high puts the device into shutdown.
4 GND power_in Regulator ground, which is the signal ground return for the output capacitor connected between OUT and GND.
5 IN input Input voltage pin, where an input capacitor is not usually required but a bypass of 0.047 µF or larger improves load transient response and noise rejection if the device is more than a few inches from the supply.
6 IN input Input voltage pin, connected in parallel with pin 5, where an input capacitor is not usually required but a bypass of 0.047 µF or larger improves load transient response and noise rejection if the device is more than a few inches from the supply.
7 OUT output Regulated output voltage pin that requires an output capacitor to GND of at least 1 µF with qualifying ESR, or at least 10 µF with a low-ESR capacitor, to keep the control loop stable.
8 OUT output Regulated output voltage pin, connected in parallel with pin 7, that requires an output capacitor to GND of at least 1 µF with qualifying ESR, or at least 10 µF with a low-ESR capacitor, to keep the control loop stable.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS77401DGK
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: tps77401dgk-etched.step / tps77401dgk-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps77401dgk.step / tps77401dgk.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 ea56bf7919f0accf, retrieved 2026-10-12, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF