component
SN74ABT244AMDBREP
Public Made by Adomby adom
Texas Instruments Buffers, Drivers, Receivers, Transceivers, SSOP-20-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownSN74ABT244AMDBREP
Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SSOP-20-208mil
SN74ABT244AMDBREP from Texas Instruments, in a SSOP-20-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1OE | input | Active-low output enable for the first 4-bit buffer; when low the 1Y outputs follow the 1A inputs, and when high they go to the high-impedance state, so it should be tied to VCC through a pullup resistor to keep the outputs high-impedance during power up or power down. |
| 2 | 1A1 | input | Data input 1A1 of the first buffer; VIH minimum 2 V and VIL maximum 0.8 V, and unused inputs must be held high or low. |
| 3 | 2Y4 | tri_state | Output 2Y4 of the second buffer, rated for high drive at IOH -24 mA and IOL 48 mA, and in the high-impedance state when 2OE is high. |
| 4 | 1A2 | input | Data input 1A2 of the first buffer; VIH minimum 2 V and VIL maximum 0.8 V, and unused inputs must be held high or low. |
| 5 | 2Y3 | tri_state | Output 2Y3 of the second buffer, rated for high drive at IOH -24 mA and IOL 48 mA, and in the high-impedance state when 2OE is high. |
| 6 | 1A3 | input | Data input 1A3 of the first buffer; VIH minimum 2 V and VIL maximum 0.8 V, and unused inputs must be held high or low. |
| 7 | 2Y2 | tri_state | Output 2Y2 of the second buffer, rated for high drive at IOH -24 mA and IOL 48 mA, and in the high-impedance state when 2OE is high. |
| 8 | 1A4 | input | Data input 1A4 of the first buffer; VIH minimum 2 V and VIL maximum 0.8 V, and unused inputs must be held high or low. |
| 9 | 2Y1 | tri_state | Output 2Y1 of the second buffer, rated for high drive at IOH -24 mA and IOL 48 mA, and in the high-impedance state when 2OE is high. |
| 10 | GND | power_in | Device ground reference; the datasheet gives no separate ground pin limit. |
| 11 | 2A1 | input | Data input 2A1 of the second buffer; VIH minimum 2 V and VIL maximum 0.8 V, and unused inputs must be held high or low. |
| 12 | 1Y4 | tri_state | Output 1Y4 of the first buffer, rated for high drive at IOH -24 mA and IOL 48 mA, and in the high-impedance state when 1OE is high. |
| 13 | 2A2 | input | Data input 2A2 of the second buffer; VIH minimum 2 V and VIL maximum 0.8 V, and unused inputs must be held high or low. |
| 14 | 1Y3 | tri_state | Output 1Y3 of the first buffer, rated for high drive at IOH -24 mA and IOL 48 mA, and in the high-impedance state when 1OE is high. |
| 15 | 2A3 | input | Data input 2A3 of the second buffer; VIH minimum 2 V and VIL maximum 0.8 V, and unused inputs must be held high or low. |
| 16 | 1Y2 | tri_state | Output 1Y2 of the first buffer, rated for high drive at IOH -24 mA and IOL 48 mA, and in the high-impedance state when 1OE is high. |
| 17 | 2A4 | input | Data input 2A4 of the second buffer; VIH minimum 2 V and VIL maximum 0.8 V, and unused inputs must be held high or low. |
| 18 | 1Y1 | tri_state | Output 1Y1 of the first buffer, rated for high drive at IOH -24 mA and IOL 48 mA, and in the high-impedance state when 1OE is high. |
| 19 | 2OE | input | Active-low output enable for the second 4-bit buffer; when low the 2Y outputs follow the 2A inputs, and when high they go to the high-impedance state, so it should be tied to VCC through a pullup resistor to keep the outputs high-impedance during power up or power down. |
| 20 | VCC | power_in | Supply voltage, recommended operating range 4.5 V to 5.5 V with an absolute maximum of 7 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SSOP-20-208mil |
| Category | Logic |
| Pins | 20 |
CAD (KiCad official)
- Symbol:
SN74ABT244AMDBREP - Footprint:
Package_SO:SSOP-20_5.3x7.2mm_P0.65mm - 3D model: SSOP-20-208mil (KiCad packages3D, STEP)
- 3D model files:
sn74abt244amdbrep-etched.step/sn74abt244amdbrep-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74abt244amdbrep.step/sn74abt244amdbrep.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (13 pp, sha256
c2ce702588c9d2d1, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).